

46



Computer Science Department

(5)

NAME: _____
Comp 431

NUMBER: _____
Exam # 2

25/05/2004

Question 1:

(1) The difference between internal fragmentation in paging and segmentation is :

* internal fragmentation in paging is ~~In MFT it caused because each reg take only one process but in MFT we can put more than one process in register but in two cases there is internal fragmentation~~

* internal fragmentation in segmentation is caused because in one segment we can put more than one process so after a while we notice that there are a number of holes but we can solve this problem by compaction these holes during execution

(2) The difference between the dirty bit and the Read-Only bit is :

* dirty bit & bit with each page table indicates if page table is modified or not

* Read-only bit & bit with each page table indicates if page table is read only or not (for protection)

11

(3) Two advantages of paging are :

① decrease external fragmentation

② sharing

(4) - The page replacement algorithm which gives the ideal (optimum) solution is optimal algorithm and its main disadvantage is more page faults.

- The LRU page replacement algorithm is to replace the page which

Least recent use page table

- The best implementation of LRU is using using queue and put away page used in the rear of the queue.

(5) The allocation methods in MVT are:

i) Best fit

ii) available fit

iii) worst fit

Also, the poorest one is worst fit

(6) Assume a memory of m frames (initially empty), the page references during execution is of length n , and among them k references are distinct, $k \leq n$.

- The minimum number of page faults is K

- The maximum number of page faults is $K(n - k)$

(7) In a demand paging system where the degree of multiprogramming is fixed at 4, the status of the system is measured, in each of the following cases, what is happening, can we increase or decrease the degree of multiprogramming, explain:

a. CPU utilization 15%, Disk utilization 95%

In this case CPU utilization is low, hence rate of page fault is high and we can increase CPU utilization by

① decrease the degree of multiprogramming

② Add a bigger memory

③ Increase pagesize

b. CPU utilization 15%, Disk utilization 5%.

In this case CPU utilization is also low, so to increase CPU utilization we should increase Disk utilization and decrease the degree of multiprogramming and increase pagesize.

Question 2:

In a demand paging system where the page table is kept in memory with a set of associative registers. 90% of all accesses in the associative registers, page transfer time is 10 mils, memory access is 100 mics. 20% of all accesses cause a page fault. Compute the EAT ignoring the lookup time in the association register.

Let $m = 100$, $t = 10$, $n = 1000$

$$\begin{aligned}
 EAT &= (1-h)m + h(\text{page fault} * 2\text{transfer time} + (1-\text{page fault}) * \text{transfer time} + m) \\
 &= (1-0.9)(100) + 0.9(0.2 * 2(10) + (1-0.2) * 10 + 10) \\
 &= 0.1(100) + 0.9(4 + 8 + 100) \\
 &= 10 + 0.9(112) \\
 &= 10 + 100 \cdot 0.8 \\
 &= 110.8
 \end{aligned}$$

$$\begin{aligned}
 t &= 10 \times 10^{-3} = 1000 \mu\text{s} \\
 m &= 100 \\
 p &= 0.1
 \end{aligned}$$


$$n(m) + (1-h)(m+t)$$

$$EAT = (1-p)m + p(\text{cost fault} + \text{cost access, time})$$

$$\text{cost fault} = \text{swap in} + \text{swap out}$$

EAT -

$$\begin{array}{r}
 46 \\
 + \\
 25 \\
 \hline
 71
 \end{array}$$



$$\begin{aligned}
 &= h(m) + (1-h)(P \times 2m + (1-P)(t + 2m)) \\
 &= 0.9(100) + (0.1)(0.8 \times 200 + 0.2(10000 + 200))
 \end{aligned}$$

Question 3:

In executing a certain process, we have the following page references:

1 2 3 4 2 1 5 6 2 1 2 3 7 6 3 2 1 2 3 6
 How many page faults there is with 4 frames of memory:

- a) LRU replacement algorithm.

1	2	3	4	2	1	5	6	2	1	2	3	7	6	3	2	1	2	3	6
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2	2	2				2	2				2	2			2				2
3	3					5	5				3	3			3				3
4						4	6				6	6			6				6

Page Fault = 9

10

- b) Optimal replacement algorithm.

1	2	3	4	2	1	5	6	2	1	2	3	7	6	3	2	1	2	3	6
1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1
2	2	2				2	2				2				2				2
3	3					3	3				3				3				3
4						5	6				6				6				6


Page Fault = 8

✓

Question 4:

A computer system with 24 bits logical address and page size = 1024 Bit. Assume segmentation with paging (paging the segments) is used with equal segments size of 256 kb.

- (a) How the LA is divided(partitioned) in the process of translating LA to PA. Use diagrams.



- (b) Explain how the LA is translated into PA in that case using diagrams given that the
LA = $(10185E)_{16}$ in Hex.

LA = $\frac{2^4}{2}$
Page size = $1024 = \frac{10}{2}$
So offset = 10 bit
Page number = $24 - 10 = 14$ bit

Offset = $(1)(1)(0)(1)00000000$
 $= 1 + 32 + 128 + 256 + 512 + 1024 + 8192$
 $= 1929$

So base = 768

Page number = $(1)(1)(1)(1)11111111$

So

$$\begin{aligned} PA &= 768 + \text{offset} \\ &= 768 + 929 \\ &= 1697 \end{aligned}$$

[3] In a demand paging system, the system status look like:

CPU utilization is 20% . Disk utilization is 98% ; Other devices 5%

Which of the following do you think will improve CPU utilization? Explain your answer in full.

(i) Install a faster CPU.

Installing a faster CPU will not improve CPU utilization because as given in the question CPU utilization is somehow low and so no need to install a faster CPU because CPU utilization is low, also, we are concerned with decreasing ~~like~~ disk utilization so as to improve CPU utilization and so installing a faster CPU won't help us; ~~this case~~ because swapping is high.

(ii) Install a bigger paging disk?

This will not improve CPU utilization because in this case the disk utilization will be very high, resulting in more and more swapping and so will increase the page fault rate? and so CPU utilization might even be decreased or reduced instead of getting improved.

(iii) Decrease the degree of multiprogramming.

This will improve CPU utilization because if degree of multiprogramming got decreased, this will lead to less swapping and so decreasing the page fault rate and eventually CPU utilization will get higher and improved.

(iv) Increase page size.

This will not improve the CPU utilization because at this time things will get even worse, the swap time will increase and so more page fault overhead is occurring, which will of course decrease the CPU utilization.

(v) Install a bigger memory.

This will increase CPU utilization, because if memory size increased this will lead to more pages being in it and not swapped from the backing store and so in this case swapping rate will decrease and page fault will decrease and eventually CPU utilization is increased and improved.

卷之三

10

In a certain computer, the virtual address is 28 bits with page size is 4096 bytes. The page table is implemented using two-levels with 6 bits for the outer page table and 10 bits for the inner. Given the virtual address in binary: 0010 0000 0001 1101 0000 1001 0110 Explain.

Explain using diagrams how the physical address is computed from the virtual address.

LA is 28 bits

page size = 4096 bytes , if [f]d

two levels of pass Tides


6 bits for offset page table

10 bits for inner page table.

First, to calculate the (d) offset

$$\text{Page size} = 4096 = 2^{12}$$

$$\omega_d = 12 \text{ bits}$$



[4] In a demand paging system with page table stored in memory.

(a) If memory reference is 500 nans. How long does it take to reference an instruction.

$$\text{memory-access} = 500 \text{ nans}$$

$$EAT = ??$$

$$\frac{100}{100} \times 2 \times 500 = 1000 \text{ nans}$$

it's 100% accessing ~~the~~ memory and no hit ratio is involved.

(b) If we add associative registers, and 80% of all page references are in the associative registers. Compute the Effective Access Time assuming the associative registers lookup time is T.

$$\text{hit ratio (h)} = \frac{80}{100} = 0.8$$

$$\text{Effective Access Time EAT} = ??$$

$$EAT = h(\text{mem-acc} + t) + (1-h)(\overset{2x}{\text{mem-acc}} + t)$$

$$= 0.8(500 + T) + 0.2(2 \times 500 + T)$$

$$= 400 + 0.8T + 200 + 0.2T$$

$$= 600 + T \text{ nans}$$

so the effective access time in terms of
register lookup time = $600 + T$ nans

where T is register lookup time

96
for



College of Engineering and Technology
Computer Science Department

Name Amin Onka
Comp 31

Number 1111935
Short Exam 1

Section 10-11 1-2
Fall 15/16

Question (1): 48 points

Fill in the blanks below:

(1) The OS acts as an intermediate (interface) between the running program and the bare hardware machine.

(2) The software that interprets the machine language instructions is microprogramming

(3) In spooling the I-O of one job is overlap to another job
overlap to execution another job

(4) Two types of multiprocessor systems are Tightly coupled

and distributed coupled / (loosely coupled)

(5) The table generally stored in low-memory that contains pointers to some

service routines is called interrupts vector

(6) The type of I/O in which after the I/O starts and control returns to the user

program without waiting for the I/O to complete is called A synchronous

(7) The OS services are provided in two basic methods, system call,

and system program

(8) The major parts of the process are data section,

Code section

, and stack

Question (2) : 27 points

(a) Define a privileged instruction ?

privileged instruction that can execute only on the monitor mode.

Which of the following is a privileged instruction?

Read the computer clock non privileged

Set the computer clock non privileged

Set the computer timer privileged

Switch from user to monitor mode privileged

Clear memory privileged

(b) Cache memory is:

copying information and data into high speed device. ~~more performance~~

Examples of cache in the system :

(1) Register cash for memory

(2) Memory is cash the hard disk

(c) What is a trap ? Give example .

trap is a software that generates interrupt when an error occurs such as division by zero.

gena


Question (3) : 25 points

(a) Draw one diagram that shows:
1- System queues.

AND

2- System scheduling algorithms.

(9) The time require
Scheduling




That the

~~process~~ consist of five main state that is

- ① New \Rightarrow admitted process to the memory by long term scheduling
- ② Ready \Rightarrow The process spend in queue and CPU select the next process to run
- ③ running \Rightarrow The process have the time to run or excited.
- ④ waiting \Rightarrow The process have the time and wait to take I/O needed or completion
- ⑤ exit \Rightarrow the state when finished executing instruction then terminated.

~~1,2,3 \Rightarrow major state~~ process contain data section, code section, program
~~the 1,2,3 state called a major state~~

(c) Using diagrams only, show the Process States.



(9) The time required for the CPU to change (switch) from one process to another is called

switching time

(10) A thread consists of:

Register set, stack

program counter

(11) The thread share with its peer threads:

data section, code section

OS resource

(12) Two advantages of using threads.

parallel system; and increases CPU utilization

Also one disadvantage you can think of each process need kernel for I/O
because it parallel system

(13) The job with many short CPU bursts is called

I/O Bound

but the job with few long CPU bursts is called CPU Bound

cc

NAME: Raed qatehah

Comp 431

NUMBER: 1001212

Midterm # 2

11/01/2004

- [1] (a) In a demand paging system, the system status is as shown below, briefly explain what is happening,

and what do you suggest :

- (1) CPU utilization is 95% and paging disk utilization is 10%.

~~The CPU is high utilization, and CPU processes ~~for the~~ ~~process~~ and little page fault and then little swap in and out and then the CPU at all time is process (doing job) and because the page fault and swap in and out is little then paging disk is low utilization.~~

① Increase ~~the~~ degree of multiprogramming

② Decrease size of page and thus ~~the~~ number of pages high and then we have swap in and out -

- (2) CPU utilization is 10% and paging disk utilization is 95%.

~~CPU utilization is low because the system is doing swap in and out at most time and this happen because the page fault is very high. and to reduce page fault and then improve CPU utilization we can use~~

① add new memory to the system and this decrease number of page fault

② decrease degree of multiprogramming

③ increase size of page and thus reduce number of pages

- (b) If the logical address space contains 256 pages with 1024 words each. Given that physical memory is 4096 frames. Then,

- (1) Compute how many bits the LA and PA contains,

$$\text{logical address} \Rightarrow d = 10 \quad 2^{10}$$

$$P = 8$$

$$10 \text{ Bit} + 8 \text{ Bit} = 18 \text{ Bits}$$

Physical address

$$\text{size of frame} = 1024 = 2^{10} = 10 \text{ Bit}$$

$$\text{number of frame} = 4096 = 2^{12} = 12 \text{ Bit}$$

- (2) Compute the size of the page table.

~~$$\text{Size of memory} = 2^2 \times 2^{10} = 4 \times 2^{10} = 4 \text{ MB}$$~~

$$\text{number of frame} = 2^{12} \Rightarrow 12 \text{ bit required}, \text{ number of entries} = 2^8$$

$$\text{Size of page table} = 2^8 \times 12 = 256 \times 12 \text{ words}$$

[2] In a demand paging system with page table stored in memory and of two-levels,
if memory access = 100 nanosecond

(a) how long does it take to access(reference) an instruction.

In demand page table system with two level we need
3 memory access
① access the outer page table
② access the inner page table
③ fetch the instruction.

$$\text{time} = 3 \times 100 \text{ nanosecond} = 300 \text{ nanosecond}$$

(b) If an associative registers table is added to the system with hit ratio 95%. Compute the EAT given that the lookup time in the associative registers is 10 nanosecond.

$$EAT = 0.95(100 + 10) + 0.05(3 \times 100 + 10)$$

$$= 95(110) + 0.05(310)$$

$$= 104.5 + 15.5$$

$$= 120 \text{ nanosecond}$$

- [3] (a) Given the LA = 020A9 in Hexadecimal, and page size = 2048 word, and given the page table below, compute:

- p and d.

$$\begin{array}{r} \text{LA} = 0000\ 0010\ 0000\ 1010\ 1001 \\ \text{Page size} = 2048 = 2^{11} \end{array}$$

$d = 11 \text{ Bit}$

$$f = 9 \text{ Bit}$$

$$\Rightarrow p = 0000\ 0001\ 00 = 4$$

$$\Rightarrow d = 0001\ 0101\ 001 = 169$$

- PA

~~is base 200 offset 169~~

0	10
1	150
2	840
3	16
4	200
5	5000
6	66
.	.
.	100

$$PA = f \times \text{pagesize} + \text{offset}$$

$$= 200 \times 2048 + 169 = 409769$$


- (b) In a demand paging system where page table is kept in registers. If servicing a page fault takes 10 millisecond if a free frame is available or the page is not modified and 20 millisecond if page is modified. If memory access is 100 nanosecond, and 60% of the time the page is modified. Compute the page fault rate p, assuming the EAT is 200 nanosecond.

$$2 \times 10^9 = p(100) + (1-p)(16 \times 10^9 + (0.6 \times 10 \times 10^9) + 100)$$

$$2 \times 10^9 = 100p + 1-p(16 \times 10^9 + 4 \times 10^9 + 100)$$

$$= 100p + 1-p(16 \times 10^9 + 100)$$

$$= 100p + 16 \times 10^9 + 100 - 16 \times 10^9 p - 100p$$



$$2 \times 10^9 = 16 \times 10^9 + 100 - 16 \times 10^9 p$$

$$16 \times 10^9 p = 16 \times 10^9 - 2 \times 10^9 + 100$$

$$16 \times 10^9 p = 14 \times 10^9 + 100$$

$$p = \frac{14 \times 10^9 + 100}{16 \times 10^9}$$

≈ 0.88