

no page table

76

NAME: Saad Dakeen NUMBER: [scribble]
Comp 431 Exam #2 11/12/2004

[1] Fill in blanks:

- The average internal fragmentation in paging system is ~~external~~ external fragmentation
- The best and fastest implementation of a page table is with Registers
- The advantage of using paging memory management
 - 1- it reduce or There will not be an external ^{fragmentation} ~~fragment~~
 - 2- sharing pages
- In MVT, the poorest allocation method is worst fit
- The solution for external fragmentation in MVT is

7

The compaction

- If a process most of the time is busy swapping pages in & out of memory, then this is called utilization of CPU

The page fault and need a high ~~utilization~~

- Starting execution with zero pages in memory is called it is not in actual work but it a virtual
- The best page replacement algorithm which gives the minimum page faults is

optimal Algorithm

- In a paging system, if $LA = u$, page size = s , then

page No., $p = u / s$
 page offset, $d = u \% s$

if The page table Entry is full or Empty

[2] (a) Define briefly the following bit types associated with the page table.

(i) legal / illegal Bit

its a bit add to the page table to indicate if The page has a legal or not it

3 has add data or full page ~~entry~~ ^{every} ~~part~~ ^{region} in The page table
the valid bit is set to 1. otherwise it set to 0

(ii) valid / invalid Bit

it a bit that has been add to the page table to indicate if The page is in the ~~memory~~ ^{memory} or not

(iii) protection Bit

it is a bit that add to page table to indicate if The page is read only ~~but~~ that we cant modify it or read-write page so we can modify The page

(iv) reference Bit

its a bit that add to page table to indicate if the page has been referenced (executed or not)

(b) (i) What is page fault? The time

The percentage ~~of~~ ^{of} The page is not in memory
These

(ii) What are the steps executed by the page fault service routine?

1 to check if the memory is full or not if not it swap
is not to chose an victim by some Algorithm

2 - ~~swap out~~ to which if the victim page has been modified or not if it modified it swap it

3 - It find memory and restore it if not it replace it or swap in the needed pages in this page

4 - compute the physical address of this page

and get instruction to make an execute for it

[3] In a computer system with paging memory management, if the page size is 8 KB, memory contains 128000 frames. If the maximum program can be executed in this machine contains 2048 pages, then compute:

- The No. of bits in the LA

The size of program is 2048 pages = 2^{11} = 11 bits = $P = 11$
 But the page size = 8 KB = $8 \times 2^{10} = 2^{13}$ = $d = 13$
 LA = $11 + 13 = 24$

11	13
----	----

- The No. of bits in the PA

The memory size contains 128000 = 2^{17} = 17 $P = 17$ bits
 The page size = $8 \text{ KB} = 2^{13}$ = $d = 13$
 PA = $17 + 13 = 30$ bit

- The physical memory size

The physical size = $2^{17} \times 2^{13} = 2^{30}$
 " $128000 \times 8 \text{ KB} = 2^{17} \times 2^{13} = 2^{30}$

- The page table size

every 17 bits need 3 bytes so
 The page table entry = 2048 = 2^{11}
 Then the page size = $2048 \times 3 = 6144$ bytes

- The maximum program size can be executed

The maximum program size = $2048 \times 8 \text{ KB}$
 $= 2048 \times 2^{13}$
 $= 2^{11} \times 2^{13}$
 $= 2^{24}$ bytes

[4] (a) An OS supports a demand paging system, Given:

page fault rate p
 memory access m
 page fault service routine time t

Compute the EAT?

$$(1-p)(m) + p(t + 2t + 2m)$$

$(1-p)(m)$ → memory access
 $p(t + 2t + 2m)$ → t (swap in only), $2t$ (swap in and swap out), $2m$ (memory access)

(b) Given that:

Memory access is 100 micS
 Page transfer time 5 milS 5000 micS
 40% of the time the page is modified
 If the EAT = 1500 micS,
 Compute the page fault rate p .

$$EAT = (1-p)(m) + p[.6 \times \text{swap in} + .4 \times \text{swap in} + \text{swap out} + \text{memory access}]$$

memory access, page not modified, page modified

$$1500 = (1-p)(100) + p[(.6 \times 5000) + (.4 \times 2 \times 5000) + 200]$$

$$1500 = 100 - 100p + p[3000 + 4000 + 200]$$

$$1400 + 1000 = -100p + 7200p$$

$$1600 = 7100p$$

$$p = \frac{1600}{7100} = .225$$

$$p \approx .23$$

~~Handwritten scribble~~

$\frac{120 \times 2}{256}$

NAME : ~~Handwritten name~~

NUMBER : ~~Handwritten number~~


Comp 431

Exam # 2

17/05/2006

[1] In a computer system with paging memory management, if the page size is 4 KB, memory contains 256000 frames. If the maximum program can be executed in this machine contains 8192 pages, then compute by showing your work:

- The No. of bits in the LA \rightarrow 19



Page size, $4 \times 2^{10} = 2^{12}$
 Program = 8192 $\Rightarrow 2^{13}$
 \therefore LA = 24 bit

8192 $\times 2^7$
 $\frac{256 \times 2^7}{2}$
 $\frac{512 \times 2^7}{2}$
 $\frac{1024 \times 2^7}{2}$
 $\frac{2048 \times 2^7}{2}$
 $\frac{4096 \times 2^7}{2}$
 $\frac{8192 \times 2^7}{2}$

$\frac{256000}{256} = 1000$

- The No. of bits in the PA

Frame num = 256000
 $\approx 2 \times 2^{10} = 2^{17}$
 17 bit

- The size physical memory

$25600 \times 2^{12} = 2^{20}$

= no of frame \times frame size

- The page table size

$\frac{12}{2} \times$

~~Handwritten scribble~~

[2] (a) In executing a certain process, we have the following page references:

1 2 3 4 2 1 5 6 / 2 3 / 1 3 7 / 6 3 2 1 2 3 6
 Compute the page fault rate for the following algorithms with 4 frames memory:
 LRU replacement algorithm.

~~Handwritten diagrams for LRU algorithm showing page references and frame states. Includes annotations like "16 page fault" and "base fault".~~

(b) In a demand paging system where page table is kept in registers. If servicing a page fault takes 1 millisecond if a free frame is available or the page is not modified and 2 millisecond if page is modified. If memory access is 100 microsecond, and 60% of the time the page is modified. If the page fault rate $p = 30\%$. Compute the EAT.

$$(1 - 0.3) * 100 + 0.3 * \left(\frac{60}{100} * 2 + 1 + 100 \right)$$

Handwritten notes: "2 mic", "1 mic"

1	1	1	✓	✓	1	1	✓	3	3	✓	3	6	6	6	6	✓	✓	✓
	2	2			2	2		2	2		2	2	3	3	3			
	3	3			3	5		3	1		1	1	1	2	2			
		4			4	6		6	6		7	7	7	7	7	1		

Handwritten signature/initials

12 Page fault

[3] Fill in blanks:

- The average internal fragmentation ⁱⁿ ~~is~~ ^{is} paging system ~~is~~ 1/2 Page
- The advantage of using paging memory management Page Sharing
- In MVT, the best allocation algorithm is best fit, and the worst is worst fit
- If a process most of the time is busy swapping pages in & out of memory, then this is called thrashing
- Starting execution with zero pages in memory is called page demand paging
- In a paging system, if $LA = u$, page size = s, then

page No., $p = u - s$

page offset, $d = s$

- The bit that indicates if the page in memory valid/invalid bit
- The bit that indicates if the page is changed dirty bit
- The bit that indicates if the page read or written reference bit
- In a demand paging system where the degree of multiprogramming is 5 and the status of the system is measured, and it is as follows:

CPU utilization 15%, Disk utilization 95%

Can we increase the degree of multiprogramming to improve the performance of the system,


why? Yes ~~because~~ ^{disk has utilization 95%} ~~no (swapped in~~
or out) \Rightarrow there exist frame in memory
 \Rightarrow we can increase the # of task in memory

$316 \times \frac{1}{52}$ $2^4 \times 2^2 \times 2^2 \times 2^2$ $324 \times \frac{1}{24}$ $64 \times \frac{1}{48}$ $\frac{14}{2}$


[4] A computer system with 20 bits logical address and page size = 2048 Byte. Address segmentation with paging (paging the segments) is used with equal segments size of 128 kb. Given that the LA = (6206A)₁₆ in Hex.

Using diagram, Explain how the LA is translated into PA.

Note: Show all numbers involved on the diagram. It is okay if you can't compute the PA precisely.



address of
 Page Table
 for this
 segment



28 kb
Byte
28

80
100

NAME: Anas Salim
Comp 431

Exam # 2

NUMBER: 102 30 32
17/12/2005

[1] (a) Select the correct answer from the list :

- Parity Bit , v/i Bit , R/W Bit , Dirty Bit , Reference Bit , Flag Bit , legal/illegal Bit
- R/W Bit ✓ indicates if the page is a read only bit page.
- legal/illegal bit ✓ indicates if the page in the logical address space
- v/i Bit ✓ indicates if the page in memory
- Dirty Bit ✓ indicates if the page is changed
- Reference Bit ✓ indicates if the page is being read or written

(b) In a demand paging system, assume the system status is as shown below with a very poor performance system. Briefly explain what is happening, and what do you suggest to improve it:

CPU utilization is 10% and paging disk utilization is 05%.

because the disk utilization is small so we assigned that no swapping happened much maybe the # of framing is small and the degree of multiprogramming is small to improve the system; Increasing degree of multiprogramming.

(c) Explain briefly the effect of selecting large and small page size

- ⇒ if the page ^{size} ~~table~~ large then:
 - ~~the external fragmentation is large~~
 - ~~we need more space to save it~~
 - the internal fragmentation is large ~~and~~ (disadvantage)
 - the page table is small size (advantage).
- ⇒ if the page ^{size} ~~table~~ small then:
 - ~~the space that we needed is small and~~
 - the internal fragmentation small (advantage)
 - the page table size is large (disadvantage).

[2] (a) In a demand paging system, Given that:
 Memory access is 10 milS
 Page transfer time 100. milS
 30% of the time the page is modified
 Page fault rate is 20%,

Compute the EAT _{no page fault} _{page fault.}

$$EAT = \{ 0.80(10) \} + 20\% (10 + \frac{10 \times 30}{100})$$

$$= \frac{800}{100} + \frac{2}{10} (10 + 3)$$

$$= 8 + 2.6 \approx 10.6 \text{ mils.}$$

$$EAT = \frac{(1-20) \times 10}{1} + \frac{20}{100} (\frac{30}{100} \times 1000 + 100 + 10)$$

(b) In a demand paging system with a three-levels page table stored in memory and a set of associative registers. Given:

memory access = 5 milS
 hit ratio = 95%

4 (Memory access) _{logue}


Compute the EAT ignoring the lookup time in the associative registers.

$$EAT = (\frac{95}{100} \times 5) + (0.05 \times 4 \times 5)$$

$$= 4.75 + 1 = 5.75 \text{ mils.}$$

$$95 \times 5 + 0.05(4 \times 5)$$

$$PA = 28 \text{ bit}$$



3 base 2

(c) If the physical address contains 28 bits with page size is 8KB, compute memory size.

$$\text{page size} = 8 \text{ KB} = 2^3 \times 2^{10} = 2^{13}$$

$$\text{so } d = 13 \text{ bit}$$

$$28 + 13 = 41 \text{ bit}$$

$$\text{memory size} = 2^{41} \text{ byte.}$$

$$28 + 10 = 38$$

$$38 - 25 = 13$$

$$\frac{28}{2} \times 2^3$$



$$\frac{28}{2} \times 2$$

$$\frac{28}{2} \times 2$$

$$8 \times 2^{20} = 2^{23}$$

$$28 \times 2^4$$

[3] (a) In a certain computer, the virtual address is 24 bits with page size is 4096 bytes. The page table is implemented using two-levels with 4 bits for the outer page table and 8 bits for the inner. Given the virtual address in binary: $0110,0000 \overset{1111}{0101},0000 \overset{0011}{0110},d$ Explain using diagram only how the physical address is computed from the virtual address.



(b) For the binary semaphore S defined below.

int S; // S is a binary semaphore
 (i) Define the wait and signal instruction (operation) on S.

```
wait (S)
{
  while (S <= 0)
    // do nothing
}
S = S - 1;
```

```
signal (S)
{
  S = S + 1;
}
```

```
wait(S)
do
{
  (while S <= 0)
  no op
}
S = S - 1;
```

(ii) As a condition, the wait and signal operations above must be executed atomically. Show what will happen if they don't. Explain with an example.

Not clear

In wait and signal $S = S - 1$; and $S = S + 1$; its critical section. If its execution not atomically the sum consistency happen in data. if it executed parallel the as example:

```
wait (S) do {
  S0: register1 = S;
  S1: register1 = register1 - 1;
  S2: S = return S;
}
signal (S) do {
  S0: register2 = S;
  S1: register2 = register2 + 1;
  S2: return S;
}
```

if wait do S0 & signal do S0 and S1; and wait do S1; that contain error; L.A and

[4] Given the statements:

S1: int x=10, y=5, z, c=0;

S2: c += x; c = c + x

S3: y *= 2; y = y * 2

S4: cin >> z; cin >> z;

S5: cout << x << y << z << c;



$c = c + x$
 $y = y * 2$
 $cin \gg z$
 $cout \ll x, y, z, c$

(a) Rewrite the statements above using the Dijkstra notation parbegin and parend;

```

S1 ;
parbegin
  S2 ;
  S3 ;
  S4 ;
parend
S5 ;
  
```

(b) Rewrite the statements above using fork and join structure.

```

S1 ;
fork L1 :
  S2 ;
  S3 ;
  
```

```

S1 ;
fork L1 :
  S2 ;
  S3 ;
  
```

count = 0 ;

S1 ;

fork L1 :

S2 ;

goto L3

L1 : fork L2

S3

goto L3

L2 : S4 ;

L3 : while (count < 0) do nothing

join S2, S3, S4 ;

S5 ;

count = 0 ;

fork L1

fork L2

S2


goto L3

L2 : S3

goto L3

L3 : S4


join S2, S3, S4 ;



Exam out of 70
Each question
10 points

Name Number Section 10-11 1-2
Comp431 Midterm Exam Fall 14/15

(10) [1] In Dynamic(variable) regions memory management (MVT), the memory status looks like:




Given the following memory requests in the given order:

- > Process E starts and requests 300 memory units.
- > Process A requests 400 more memory units.
- > Process B exits.
- > Process F starts and requests 800 memory units.
- > Process C exits.
- > Process G starts and requests 900 memory units.

NOTE:


- For a growing process, if the current state cannot accommodate a request, reallocate the process.
- If the request can't be accommodated, just state that.

(a) Describe the contents of memory after each request using first fit




G can't be accommodated

(b) Describe the contents of memory after each request using best fit.



(c) Describe the contents of memory after each request using worst fit.



G can't be accommodated


Q3] Assume the ready queue looks like:

Process	CPU Burst	Arrival Time
P ₁	70	00
P ₂	6	06
P ₃	11	11
P ₄	10	20

70 for 46
20 for 0
6 0
10 20

Given a multilevel Feedback queues system which looks as:


Q1 is Entry Queue



Compare the Average Waiting Time for the scheduling algorithms:


- (a) SJF with preemption (SRTF) and
- (b) Multilevel Feedback Queues

(a)



$$AWT = \frac{(106 - 0 - 70) + (42 - 6 - 20) + (17 - 11 - 6) + (30 - 20 - 10)}{4} = \frac{36 + 6 + 0 + 0}{4} = \frac{42}{4} = 10.5$$


(b)



$$AWT = \frac{(106 - 0 - 70) + (58 - 6 - 20) + (22 - 11 - 6) + (60 - 20 - 10)}{4} = \frac{36 + 32 + 5 + 30}{4} = \frac{103}{4} = 25.75$$

It shows that: SRTF is better algorithm for this case since it gives less AWT.

[6] Given the precedence graph:



(a) Write an equivalent code using Fork & Join

```

count=4
S1
Fork L1
Fork L2
S3
goto L4
L2: S4
Fork L3
S6
goto L4
L3: S5
goto L4
L1: S2
S7
L4: join count
S8
  
```

(b) Write an equivalent code using parbegin & parend

```

Begin
  S1;
  Parbegin
    Begin
      S2;
      S7;
    END
    [ S3;
      Begin
        S4;
        Parbegin
          S5;
          S6;
        Parend
      END
    ]
  Parend
  S8;
END
  
```

12 [7] (a) Is the following system of 4 processes with 2 resource types deadlocked? Show your work.

Current allocation matrix
R1 R2

P1	1	3
P2	4	1
P3	1	2
P4	2	0

Current request matrix
R1 R2

P1	1	2
P2	4	3
P3	1	7
P4	5	1

available vector
R1 R2

1	4
2	7
3	9

Let search for a safe sequence

⑤ $\langle P_1, P_3 \rangle$, No other process will be satisfied.

\therefore There is no safe sequence.

\therefore may be deadlock

(b) If the available vector is as shown, is the system deadlocked? Show your work.

⑤ Let search for a safe sequence

$\langle P_1, P_3, P_2, P_4 \rangle$

There is a safe sequence

No deadlock

2	4
3	7
4	9
8	10
10	10