module MyComp(CData, out);
input [6:0];
wire[6:0];
output out;
reg out;
always @ (CData)
begin
if(CData == 7'b0100100)
out <= 1'b1;
else 
out <= 1'b0;
end
endmodule;