

# ISLAM JIHAD 1191375

Exp 1





Fig. 1.2 NOR gate used as NOT gate

2. Connect inputs A, B to Data Switches SW0, SW1 and output F1 to Logic Indicator L1. Set SW0 to "0", observe states of F1 at SW1= "0" and SW1= "1".

When SW1="0", F1= 1  
When SW1="1", F1= 0

Does the circuit act as a NOT gate? (as shown in Fig. 1.2)

Yes it does



Here it depends on the input only because it's an OR gate with not on the end that make the negative of it.


3. Insert a connection clip between A and B as shown in Fig. 1.3 below. Connect A to SW0 and F1 to L1. What is the state of F1 when SW0=0 and SW0=1?

When SW0="0", F1= **1**

When SW0="1", F1= **0**

Does the circuit act as a NOT gate?

Yes



When SW0= "0", F3 = 0  
 When SW0= "1", F3 = 1

Does the circuit act as a buffer?







Fig. 1.4 NOR gate used as Buffer

Yes it does



NOR gate used as OR gate, with one input and two

SW1(B)	SW0(A)	F3
0	0	0
0	1	1
1	0	1
1	1	1




SW1(D)	SW0(A)	F3
0	0	0
0	1	0
1	0	0
1	1	1

**Table 1.2**

2. Connect input A to A1 and Data Switch SW1 and output F2 to Logic Indicator L1. Observe the output states.  
 When SW1= "0", F2= 1  
 When SW1= "1", F2= 0



Does the circuit act as a NOT gate?

yes



3. Connect input A to +5V("1") and remove the connection clip between A and A1 to create the NOT gate shown on the right side of Fig. 1.2.2 (b). Connections remain the same. Observe the output states.

When SW1= "0", F2= 1  
 When SW1= "1", F2= 0



(b) Equivalent to an AND gate


**Fig. 1.9** AND gate constructed with NAND gates

5. Follow the input sequences given below and record the outputs in Table 1.3. Does the circuit act as a NOT gate?


SW2(A1)	SW1(A)	F4
0	0	0
0	1	0
1	0	0
1	1	1

**Table 1.3**

Yes it does



Here I made and gate using NAND gates, and it works the same as demorgan law  $(B')' = B$



(b) Equivalent to an OR gate


**Fig 1.10** OR gate constructed with NAND gates.


7. Follow the input sequences in Table 1.4 and record the outputs. Does the circuit act as an OR gate ( $F=A+B$ )?.

SW2(D)	SW1(A)	F4
0	0	0
0	1	1
1	0	1
1	1	1

**Table 1.4.**

Yes it does






(b) Equivalent Circuit


Fig. 1.13 XOR gate Using NAND gates

2. Follow the input sequences for A and D in Table 1.5 and record the outputs.

INPUT		OUTPUT			
D	A	F1	F2	F3	F4
0	0	1	1	1	0
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	1	1	0

Table 1.5






(b) Equivalent Circuit


Fig. 1.14 XOR gate Using Basic gates

3. Follow the input sequences for A and B in Table 1.6 and record the outputs.


INPUT		OUTPUT		
SW2(B)	SW1(A)	F1	F2	F3
0	0	0	0	0
0	1	0	1	1
1	0	1	0	1
1	1	0	0	0

Table 1.6





(b) Actual circuit



(c) Equivalent circuit

Fig. 1.16: AOI circuit.

2. Connect inputs A, A1, B, B1 to Date Switches SW0, SW1, SW2 and SW3 respectively. Connect outputs F3, F4 to Logic Indicators L1 and L2.
3. Set B×B1 to “0”, follow the input sequences for A, A1 in Table 1.7 and record the outputs.

A1	A	F3	F4
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Does F3 act as an AND gate between A and A1?

Yes it does

4. When B×B1 is “0”, does F3 act as an AND gate between A and A1? (  $F3=A \times A1$  )

Yes it does



5. When  $A \times A$  is "0", follow the input sequences for B, B1 in Table 1.8 and record the outputs.

B1	B	F3	F4
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

Table 1.8

Does F3 act as an AND gate between B and B1?

Yes

6. When  $A \times A$  is "0", does F3 act as an AND gate between B and B1?

yes

Does F3 equal to  $A \times A + B \times B1$ ?

Yes

1. Given the logic system is shown in Fig. 1.17; output of the system F is in "1" state in each of the following condition

C and D are in the "1" state.

A, B and D are in the "1" state, C is in "0" state.

B and D are in the "1" state A and C are in "0" state.

C and B are in the "1" state A and D are in "0" state.

C is in the "1" state A, B and D are in the "0" state. Complete the truth table of the above logic system.



Fig. 1.17 Block diagram

A	B	C	D	F
0	0	0	0	
0	0	0	1	
0	0	1	0	1
0	0	1	1	1
0	1	0	0	
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	
1	0	0	1	
1	0	1	0	
1	0	1	1	1
1	1	0	0	
1	1	0	1	1
1	1	1	0	
1	1	1	1	1

$$B'CD' + A'B'CD + A'BC'D + A'BCD'$$

			0	1	1
1	1	1	1	0	1
1	1	1	1	1	1

$$\bar{A}\bar{B}CD + A\bar{B}CD + A\bar{B}C\bar{D} + A\bar{B}CD + A\bar{B}C\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D} + A\bar{B}C\bar{D}$$

$$\bar{A}\bar{B}C\bar{D} + A\bar{B}C\bar{D} + A\bar{B}CD + A\bar{B}C\bar{D} + A\bar{B}CD + A\bar{B}C\bar{D} + A\bar{B}CD + A\bar{B}C\bar{D}$$


$$\bar{A}C\bar{D}(\bar{B}+B) + \bar{B}C\bar{D}(\bar{A}+A) + A\bar{B}D(\bar{C}+C) + A\bar{B}D(\bar{C}+C)$$

$$\bar{A}C\bar{D} + \bar{B}C\bar{D} + A\bar{B}D + A\bar{B}D$$

$$\bar{A}C\bar{D} + \bar{B}C\bar{D} + \bar{B}D(\bar{A}+A)$$


$$\bar{A}C\bar{D} + \bar{B}C\bar{D} + \bar{B}D$$


A/B \ C/D	00	01	11	10
00	0	0	1	1
01	0	1	1	1
11	1	1	1	1
10	1	1	1	0



$$F = A'C + BD + CD$$


$$= A'C + D(B+C)$$






# 1.6 Post-lab:

1. Draw the logic diagram showing the implementation of the following Boolean equation using "AND" gates  $F = AB(CA)$ .




2. Draw the logic diagram of the following Boolean equations

a.  $F_2 = (A+B)(CD+A)$







b.  $F_3 = (ABC + D)C$



3. Implement the OR operation using AND, NOT gate.



4. Implement the AND gate using OR, NOT gate. Draw the logic diagram used in both cases and write Boolean equation.



5. Prove that the equality operation  $F_1 = AB + A'B'$  is the inverse of exclusive OR operation  $F_2 = AB' + A'B$  (use Demorgan's theorem).

$$F_1 = AB + A'B'$$

$$F_2 = A'B + AB'$$

$$(AB + A'B') \oplus (A'B + AB')$$

$$= (A+B) \cdot (A+B')$$

$$= A'A + AB + B'B + B'A'$$

$$= 0 + AB + 0 + A'B'$$

$$= AB + A'B'$$




6. Suggest a logic diagram which will give a NAND gate with four inputs using two input NAND gates, Implement suggested network.

$$= AB + A'D$$

					CD							
					00		01		11		10	
A	B	C	D	F	AB		C		A'		B'	
0	0	0	0	1	0	0	1	1	1	1	1	1
0	0	0	1	1	0	1	1	1	1	1	1	1
0	0	1	0	1	1	1	1	1	1	1	1	1
0	0	1	1	1	1	0	1	1	1	1	1	1
0	1	0	0	1	1	1	1	1	1	1	1	1
0	1	0	1	1	1	1	1	1	1	1	1	1
0	1	1	0	1	1	1	1	1	1	1	1	1
0	1	1	1	1	1	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1	1	1	1	1	1
1	0	0	1	1	1	1	1	1	1	1	1	1
1	0	1	0	1	1	1	1	1	1	1	1	1
1	0	1	1	1	1	1	1	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1	1	1	1
1	1	0	1	1	1	1	1	1	1	1	1	1
1	1	1	0	1	1	1	1	1	1	1	1	1
1	1	1	1	0	1	1	1	1	1	1	1	1
1	1	1	1	0	1	1	1	1	1	1	1	1

$$(A+B+C+D)'$$

$$(AB)' + (CD)'$$



7. Show how is it possible to reduce Boolean expressions by means of karnaugh map

$$F1 = A'BCD + ABCD' + A'BCD' + ABCD'$$

$$F_1 = A'B'BCD + ABC'D' + A'B'BCD' + ABC'D'$$


AB	CD	00	01	11	10
00					
01			1	1	
11			1	1	
10					

$\rightarrow A'B'C$

$\rightarrow ACD'$

$$F_1 = A'B'BC + ACD'$$


$B_C$   
 $B_C$   
 $(A'01)$   
 $(A'01)$



$$F2 = A'B'C'D' + AB'CD' + A'B'CD' + A'BC'D'$$

Implement the minimal expressions using NAND gates.

$$F_2 = A'B'CD' + AB'CD' + A'B'CD + A'BCD'$$



$$F_2 = A'CD' + B'CD'$$

$$D'(A'C + CB')$$

