module mux2x1(a,b,s,x);
input [30]a,b;
input s;
output reg [30]x;
always @(a or b or s)
begin
if (s==0)
x=a;
else
x=b;
end 
endmodule