ENCS2110

DIGITAL ELECTRONICS AND COMPUTER ORGANIZATION LABORATORY

Experiment 8: Introduction to QuartusII Software

Name: Sara Totah

Student ID: 1181779

Instructor: Khader Mohammed

T.A: Enas Jawabreh

Date: 05/05/2021

Table of Contents

Table of figures

Abstract

The aim of this experiment is to get more experience in using QuartusII and the Verilog HDL language, also, getting to know more about coding some digital circuits such as 4-bit full adder, 4-bit comparator, etc.

Theory

A. QuartusII Software

Is a software that provide user with ability to design and simulate different programmable chip designs.

B. Verilog HDL

Hardware description language, it describes the hardware of digital systems in a textual form, it also can represent logic diagrams, expressions and complex circuits.

C. Logic Simulation and Synthesis

Logic simulation mainly produce timing diagrams that predicts how the hardware will behave before it is fabricated and allows the detection of functional errors in a design before physically implementing the circuit.

Procedure and Discussion

A. 4-bit Full adder

```
1  module FA_4Bit (S, Cout, A, B, Cin);
2
3      output [3:0] S;
4      output Cout;
5      input [3:0] A, B;
6      input Cin;
7
8
9      assign {Cout, S} = A + B + Cin;
10
11 endmodule
12
```

Figure 1: 4-bit Full Adder HDL Verilog code



Figure 2: 4-bit Full Adder waveform

B. 4-bit Comparator

```
1  module COMP_4Bit (A, B, out);
2
3  input [3:0] A;
4  input [3:0] B;
5  output [3:0] out;
6  reg [2:0] out;
7
8  always @(A or B)
9          begin
10         if(A > B)   begin  //check if A > B.
11             out [0] = 0;  // less than
12             out [1] = 0;  // equal
13             out [2] = 1;  // greater than
14             end
15         else if(A == B) begin //Check if A = B
16             out [0] = 0;
17             out [1] = 1;
18             out [2] = 0;    end
19         else  begin //Otherwise - check for A < B.
20             out [0] = 1;
21             out [1] = 0;
22             out [2] =0;
23         end
24     end
25
26 endmodule
27
```

Figure 3: 4-bit Comparator HDL Verilog code



Figure 4: 4-bit Comparator waveform

C. 2 x 1 Multiplexer

```
1  module MUX2by1 (Q, I0, I1, S);
2
3  output Q;
4  reg Q;
5  input I0, I1, S;
6
7
8  always @ (I0, I1, S)
9  begin
10     if (S == 0)
11         Q = I0;
12     else
13         Q = I1;
14     end
15 endmodule
16
```

Figure 5: 2x1 multiplexer HDL Verilog code



Figure 6: 2x1 multiplexer waveform

Final Block Diagram



Figure 5: Waveform of the Block Diagram System

All the three circuits mentioned before, were connected together to mage the block diagram above, and it represents the adder-comparator system depending on the selection bit added to the circuit, if it was 0 then the addition of the inputs A and B will be the output, but if the selection bit was 1 then the result will be comparison between A and B.

Conclusion

In this experiment every circuit mentioned before was tested and simulated, all of them worked successfully and gave results as expected, so in conclusion this experiment helped us to build a digital system using different and separated modules.