







exp. 1


1- NOR Gate Circuit




2- NAND Gate Circuit



3- XOR Gate Circuit




## 4- AOI (AND-OR-INVERTER) Gate circuit





### exp. 2

#### 1- Comparator circuit




#### 2- Half- and Full- Adder circuits






### 3- Half- And Full- subtractor



### exp. 3

#### 4- Encoder

$A_3$	$A_2$	$A_1$	$A_0$	$D_1$	$D_0$
0	0	0	1	0	0
0	0	1	0	0	1
0	1	0	0	1	0
1	0	0	0	1	1



#### 2- Decoder

$A_1$	$A_0$	$D_3$	$D_2$	$D_1$	$D_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0



$$D_0 = \bar{A}_1 \cdot \bar{A}_0$$

$$D_1 = \bar{A}_1 \cdot A_0$$



$$D_2 = A_1 \cdot \bar{A}_0$$

$$D_3 = A_1 \cdot A_0$$

### 3- Multiplexer




### 4- De Multiplexer




### exp. 5

#### 1- Sequential Circuits



#### 2- Latches


##### a. SR Latch



S	R	Q	Q'	
1	0	0	1	(Reset)
1	1	No change		
0	1	1	0	(set)
0	0	1	1	





## b- The D Latch




C	D	Next state Q
0	X	No change
1	0	Q = 0; reset
1	1	Q = 1; set


## 3- Flip-Flops



D	Q(t+1)
0	0 (reset)
1	1 (set)




J	K	Q(t+1)
0	0	Q(t); No change
0	1	0; Reset
1	0	1; set
1	1	Q'(t); Complement




T	Q(t+1)
0	Q(t); No change
1	Q'(t); complement

## 4- Registers






# 5 - Counters





3-bit-ripple-counter



3-bit synchronous counter

exp. 6






exp. 7

\*In RAM:  $n$  data  $\rightarrow 2^n$  data variations  
 $n$  address line  $\rightarrow 2^n$  locations  
Capacity: locations  $\times$  number of bits

16x4 memory truth table

$\overline{ME}$	$\overline{WE}$	
0	0	write
0	1	read
1	0	inhibit storage
1	1	Do nothing

exp. 11



Even Bit parity Gen...

||

