


# Chapter 4

## Combinational logic circuit (Design)

\* There are two types of digital circuit :-

① Combinational logic circuit :- (ch4)

↳ Output depends only in inputs.




$$m_1 = (n_1 \cdot n_2) + n_3$$

output                      inputs.

② Sequential circuit (ch5, ch6)

output depend on input and previous output




$$m_1 = (n_1 + n_2 + m_3) \cdot m_2$$

output                      input                      output

# Combinational Circuits :-

Analysis  $\Rightarrow$  output  $\leftarrow$  inputs

ex




$$w_1 = A \cdot B$$

$$F = w_1 + C$$

$$= \boxed{(A \cdot B) + C} \rightarrow \text{Analysis}$$

ex



$$w_1 = (A \cdot B)'$$

$$= A' + B'$$

$$w_2 = (C \cdot D)'$$

$$= C' + D'$$

$$F = w_1 \cdot w_2$$

$$F = (A' + B') \cdot (C' + D')$$

$$F = \boxed{A'C' + A'D' + B'C' + B'D'} \leftarrow \text{Analysis}$$

## Design Procedure :-


- ① Read the problem carefully.
- ② Determine the number of inputs and number of outputs.
- ③ Assign letter symbols to the input & output.
- ④ Derive the truth table.
- ⑤ Simplify using K-map.
- ⑥ Draw the circuit.

ex


Design a combinational circuit that takes ABCD 4 bit input number which check if the number is prime?

↓ ↓ ↓ ↓  
Combinational  
Circuit  
↓  
F  
Prime 1  
or not 0

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	0
1	1	1	1	0




$$F = \bar{A}\bar{B}C + \bar{A}B\bar{C} + B\bar{C}D + \bar{B}C\bar{D}$$



ex Design a combinational circuit that generate the 9's complement of a BCD digit?

A	B	C	D	w	x	y	z
0	0	0	0	1	0	0	1
0	0	0	1	1	0	0	0
0	0	1	0	0	1	1	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	0	0
0	1	1	0	0	0	1	1
0	1	1	1	0	0	1	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0
x	x	x	x	x	x	x	x



AB \ CD	00	01	11	10
00	1	1		
01				
11	x	x	x	x
10			x	x


$x = B\bar{C} + \bar{B}C$

AB \ CD	00	01	11	10
00			1	1
01		1	1	
11	x	x	x	x
10			x	x

AB \ CD	00	01	11	10
00			1	1
01			1	1
11	x	x	x	x
10			x	x


AB \ CD	00	01	11	10
00	1			
01	1			
11	x	x	x	x
10	1			

$z = \bar{D}$



ex Design a BCD to excess-3 Code Conversion?

A	B	C	D	w	x	y	z
0	0	0	0	0	0	1	1
0	0	0	1	0	1	0	0
0	0	1	0	0	1	0	1
0	0	1	1	0	1	1	0
0	1	0	0	0	1	1	1
0	1	0	1	1	0	0	0
0	1	1	0	1	0	0	1
0	1	1	1	1	0	1	0
1	0	0	0	1	0	0	1
1	0	0	1	1	0	1	0
x	x	x	x	1	0	1	0
x	x	x	x	1	0	1	1
x	x	x	x	1	1	0	0
x	x	x	x	x	x	x	y
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x
x	x	x	x	x	x	x	x



$z = D'$

	00	01	11	10
00	1			1
01	1			1
11	x	x	x	x
10	1		x	x

$y = C'D + CD$

AB \ CD	00	01	11	10
00	1		1	
01	1		1	
11	x	x	x	x
10	1		x	x

$x = BC + BD + BC'D'$


AB \ CD	00	01	11	10
00		1	1	1
01	1			
11	x	x	x	x
10		1	x	x

$\bar{B}C$  (circled in purple)  
 $\bar{B}D$  (circled in purple)

$w = A + BC + BD$

AB \ CD	00	01	11	10
00				
01		1	1	1
11	x	x	x	x
10	1	1	x	x

الرسمه للمثال (سابق)



# Binary Adder & Subtractor :-

4 possible operation for addition two binary digit.

$$\begin{array}{r} + 0 \\ 0 \\ \hline 0 \end{array}$$

Carry sum

$$\begin{array}{r} + 0 \\ 0 \ 1 \\ \hline 0 \ 1 \end{array}$$

Carry sum

$$\begin{array}{r} + 1 \\ 0 \ 1 \\ \hline 0 \ 1 \end{array}$$


Carry sum

$$\begin{array}{r} + 1 \\ 1 \ 0 \\ \hline 1 \ 0 \end{array}$$

Carry sum

**Half Adder (HA)** :- Combinational circuit that perform addition of two digits.

X	y	sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1




X \ y	0	1
0	0	1
1	1	0

Sum =  $X'y + XY'$   
Sum =  $X \oplus Y$


X \ y	0	1
0	0	0
1	0	1

Carry =  $X \cdot y$



**Full Adder (FA)** :- Combinational circuit that perform addition of three bits.

X	Y	Z	sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1





X \ YZ	00	01	11	10
0		1		1
1	1		1	

$$\text{Sum} = X\bar{y}z + X\bar{y}z' + Xy\bar{z}' + Xyz$$

X \ yz	00	01	11	10
0			1	
1		1	1	1

$$\text{Carry} = x \cdot y + y \cdot z + x \cdot z$$





للتبسيط :-

تجربة  
 مثال

$$Sum = Z(x'y' + xy) + Z'(x'y + xy')$$

$$= Z(x \oplus y)' + Z'(x \oplus y)$$

$$= Z(w)' + Z'(w)$$

$$= Z \oplus w$$


$$Sum = Z \oplus X \oplus Y = X \oplus Y \oplus Z$$

Carry = بتوفد كل رقم كالم

$$Carry = x'yz + xy'z + xyz + xy'z'$$

$$= Z(x'y + xy) + x \cdot y (z + z')$$

$$Carry = Z \cdot (x \oplus y) + x \cdot y$$






Binary Adder :- 4 bits binary adder.

ex


$$A = A_3 A_2 A_1 A_0$$

$$B = B_3 B_2 B_1 B_0$$




Cont

\* Design 5 bits binary adder:-




10110




\* Design circuit that do the following operation:  $2X$  where  $X = 4$  bits.  
 $\rightarrow = X + X$ .

$$= \begin{matrix} X_3 & X_2 & X_1 & X_0 \\ + & X_3 & X_2 & X_1 & X_0 \end{matrix}$$



ex Design a circuit that do the following:  $2X + 1$  where  $X = 4$  bits.




# Binary Subtractor

$$A - B = A + 2's\ Compl.$$


$$= A + (1^{st}\ Compl + 1)$$

Note



$$1 \oplus x \Rightarrow 1 \oplus 0 = 1$$

$$\phantom{1 \oplus x \Rightarrow} \phantom{1 \oplus 0 =} 1 \oplus 1 = 0$$



$$1 \oplus 0 = 1$$

$$0 \oplus 0 = 0$$


ex Design 4 bit binary subtractor

$A = 1011$       $S = A - B = A + 2's\ Compl.$


$B = 0011$       $= A + 1^{st}\ Compl + 1$

$2's\ Compl\ B = 1100 + 1 = 1101$

$$\begin{array}{r} 1111 \\ 1011 \\ + 1101 \\ \hline 11000 \end{array}$$



$A + B' + 1$   
 $A + 2's\ Compl$   
 $A - B'$



$M=0$       $A+B$   
 $A_3 \ A_2 \ A_1 \ A_0$   
 Adder      $B_3 \ B_2 \ B_1 \ B_0$   
 Adder.

$M=1$       $A-B$   
 $A_3 \ A_2 \ A_1 \ A_0$   
 $B_3' \ B_2' \ B_1' \ B_0'$   
 Adder + Subtractor.

•  $XOR$  لا يخرج عشان  $op > op$  اذا في overflow أو لا  
 • اذا كانوا متساويين ما في overflow واذا مختلفين في ( )



**Decimal Adder:— (BCD adder).**

BCD  $\rightarrow$  0-9 valid     10-15 unvalid.

BCD + BCD     Check     sum < 9     OK.


BCD + BCD     check     sum > 9     + 6.

\* 4 bit + 4 bit Binary




> 9  
+ 6

A (BCD) + B (BCD) =





9 < 10



10010


> 9



# Binary Multiplier :-

$$\begin{array}{l}
 0 \times 0 = 0 \\
 0 \times 1 = 0 \\
 1 \times 0 = 0 \\
 1 \times 1 = 1
 \end{array}
 \leftarrow \text{And}$$

ex Design 2 bit by 2 bit binary multiplier.



$C_0 =$

$B_1 B_0$	$A_1 A_0$			



$A_1$	$A_0$	$B_1$	$B_0$	$C_3$	$C_2$	$C_1$	$C_0$
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0
0	0	1	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	0	0	0	0	0
0	1	0	1	0	0	0	1
0	1	1	0	0	0	1	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	1	0
1	0	1	1	1	0	1	1
1	1	0	0	1	1	0	0
1	1	0	1	1	1	0	1
1	1	1	0	1	1	1	0
1	1	1	1	1	1	1	1

د لایو  
 $C_1, C_2, C_3$



بسیار سریع و کارآمد  
 efficient  
 (فعاالة)




ex Design a 2 bit by 2 bit binary multiplier.




ex Design 4 bit x 3 bit multiplier.



# Magnitude Comparator :-



Design 1 bit magnitude Computer.



$A_0$	$B_0$	$L_0$	$S_0$	$E_0$
0	0	0	0	1
0	1	0	1	0
1	0	1	0	0
1	1	0	0	1

$$L_0 = A_0 B_0'$$

$A_0 \backslash B_0$	0	1
0	0	0
1	1	0


$$S_0 = A_0' B_0$$

$$L_0 + S_0 = A_0 B_0' + A_0' B_0$$

$$E_0 = A_0' B_0' + A_0 B_0$$


$$E_0 = (L_0 + S_0)'$$

$$= (A_0 + B_0)'$$



1 bit magnitude Comparator.

# Design 3 bit magnitude Comparator.




$$A = A_2 A_1 A_0$$

$$B = B_2 B_1 B_0$$

$L(A > B)$   $S(A < B)$   $E(A = B)$

$$A = B \rightarrow (A_2 == B_2) \& (A_1 == B_1) \& (A_0 == B_0)$$



$$A > B \rightarrow (A_2 > B_2) \vee (A_2 == B_2) \& (A_1 > B_1) \vee (A_2 == B_2) \& (A_1 == B_1) \& (A_0 > B_0)$$

$$(A < B) \rightarrow (A_2 < B_2) \vee (A_2 == B_2) \& (A_1 < B_1) \vee (A_2 == B_2) \& (A_1 == B_1) \& (A_0 < B_0)$$

Design a 4 bit magnitude equality Comparator.

$$A = A_3 A_2 A_1 A_0$$


$$B = B_3 B_2 B_1 B_0$$

$$A = B$$


$$(A_3 = B_3) \&\& (A_2 = B_2) \&\& (A_1 = B_1) \&\& (A_0 = B_0)$$

XNOR  $(A_i = B_i) \iff (A_i \oplus B_i) = 0$


A	B	A XNOR B
0	0	1
0	1	0
1	0	0
1	1	1



Decoder: Combinational circuit.



example :- Decoder 2x4.



x	y	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

Block diagram.


$D_0 = x'y' = m_0$

$D_1 = x'y = m_1$

$D_2 = xy' = m_2$

$D_3 = xy = m_3$


x \ y	0	1
0	1	
1		



Example 3 x 8 Line Decoder

	X	y	z	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	D <sub>4</sub>	D <sub>5</sub>	D <sub>6</sub>	D <sub>7</sub>
X → 2 <sup>2</sup>	0	0	0	1	0	0	0	0	0	0	0
y → 2 <sup>1</sup> 3x8	0	0	1	0	1	0	0	0	0	0	0
	0	1	0	0	0	1	0	0	0	0	0
	0	1	1	0	0	0	1	0	0	0	0
z → 2 <sup>0</sup>	1	0	0	0	0	0	0	1	0	0	0
	1	0	1	0	0	0	0	0	1	0	0
	1	1	0	0	0	0	0	0	0	1	0
	1	1	1	0	0	0	0	0	0	0	1

$D_0 = x' y' z'$        $D_1 = x' y' z$        $D_2 = x' y z'$   
 $D_3 = x' y z$        $D_4 = x y' z'$        $D_5 = x y' z$   
 $D_6 = x y z'$        $D_7 = x y z$




example 1 - Implement the following function using decoder?

$$F_1(x, y) = \sum 0, 3$$

$$F_2(x, y) = \sum 0, 1, 2$$

$$F_1 = m_0 + m_3$$

$$F_2 = m_0 + m_1 + m_2$$




x	y	F <sub>1</sub>	F <sub>2</sub>
0	0	1	1
0	1	0	1
1	0	0	1
1	1	1	0



example :- Implement  $F(x, y, z) = \sum 0, 2, 4$

using active high decoder.

minterm



example :-

active high minterm decoder

Maxterm



active low decoder

x	y	D0	D1	D2	D3
0	0	1	0	0	0
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	1

x	y	D0	D1	D2	D3
0	0	0	1	1	1
0	1	1	0	1	1
1	0	1	1	0	1
1	1	1	1	0	0


$D_0 = x' \cdot y' = m_0$   
 $D_1 = x' \cdot y = m_1$   
 $D_2 = x \cdot y' = m_2$   
 $D_3 = x \cdot y = m_3$

$D_0 = M_0 = (m_0)' = (x' \cdot y')' = x + y$   
 $D_1 = M_1 = (m_1)' = (x' \cdot y)' = x + y'$   
 $D_2 = M_2 = (m_2)' = (x \cdot y')' = x' + y$   
 $D_3 = M_3 = (m_3)' = (x \cdot y)' = x' + y'$




example :- Implement the following function using decoder.

$$F(x, y) = \Pi(0, 3) = M_0 \cdot M_3$$



- Decoder with enable :-




E	X	Y	$D_0$ $m_0$	$D_1$ $m_1$	$D_2$ $m_2$	$D_3$ $m_3$
0	x	x	0	0	0	0
1	0	0	1	0	0	0
1	0	1	0	1	0	0
1	1	0	0	0	1	0
1	1	1	0	0	0	1

اذا كان مخرج من المنطق  
 قبة x, y في المنطق  
 ولتكون = 1 يعني من  
 كذا نقل


active high enable  
 active high decoder

example :-  $2 \times 4$  decoder.




E	X	Y	$M_0$	$M_1$	$M_2$	$M_3$
			$D_0$	$D_1$	$D_2$	$D_3$
0	X	X	1	1	1	1
1	0	0	0	1	1	1
1	0	1	1	0	1	1
1	1	0	1	1	0	1
1	1	1	1	1	1	0

example :-  $F(A, B, C) = \sum(0, 2, 3, 7)$  Decoder.




A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1




example :-  $F(A, B, C, D, E) = \sum(0, 3, 1, 9, 10, 11, 12, 13, 14, 15)$

بقسمة الأربعة  
إقسام



A	B	C	D	E
0	0	0	0	0




example :- Implement full adder using decoder.. (بوضوح الواضح)


X	y	z	sum	carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

sum (x, y, z)  
 $= \sum 1, 2, 4, 7$


carry (x, y, z)  
 $= \sum 3, 5, 6, 7$



**Encoder** :- Combinational Circuit  
 Inverse operation of decoder.




Example: 4 x 2 Encoder.  
 Inputs



$D_0$	$D_1$	$D_2$	$D_3$	$X$	$Y$
1	0	0	0	0	0
0	1	0	0	0	1
0	0	1	0	1	0
0	0	0	1	1	1

# Priority Encoder :-

4 x 2 priority Encoder.



$D_0$	$D_1$	$D_2$	$D_3$	X	Y
1	0	0	0	0	0
1	1	0	0	0	1
1	1	1	0	1	0
1	1	1	1	1	1

$D_0 D_1$	00	01	11	10
00	0	1	1	1
01	0	1	1	1
11	0	1	1	1
10	0	1	1	1


$$X = D_2 + D_3$$

$D_0 D_1$	00	01	11	10
00	0	1	1	1
01	1	1	1	1
11	1	1	1	1
10	0	1	1	1


$$y = D_3 + D_1 D_2$$

(کتابت ال inputs بربط ال outputs)


اختيار من متعدد  
**Multiplexer (Mux)** :- Combinational Circuit.



example :- Mux 2 x 1




if (S == 0)  
 $F = I_0$   
 else  $S = 1$   
 $F = I_1$




$S = 0 \quad F = I_0$   
 $S = 1 \quad F = I_1$



example - Mux (4 x 1)




out = I <sub>0</sub>	S <sub>1</sub> S <sub>0</sub> = 00
out = I <sub>1</sub>	S <sub>1</sub> S <sub>0</sub> = 01
out = I <sub>2</sub>	S <sub>1</sub> S <sub>0</sub> = 10
out = I <sub>3</sub>	S <sub>1</sub> S <sub>0</sub> = 11




Example -  $F(x, y, z) = \sum(1, 2, 6, 7)$  Implement the Function using mux  $8 \times 1$

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1



Example:-  $F(x, y, z) = \sum(1, 2, 6, 7)$  Implement mux  $4 \times 1$

x	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1




example  $F(x, y, z) = \sum (1, 2, 6, 7)$  Implement  
 mux 2x1

X	y	z	F
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0

0	0	0
0	1	0
1	0	0
1	1	0



z	0	1
y	0	1
1	1	0


$$F = y'z + yz'$$

$$= y \oplus z$$


z	0	1
y	0	1
1	1	1

$$F = y$$

# Three (Tri) State buffer



x	y
0	0
1	1




Normal input.

if control input  $(c) = 1$   
 $y = x$ .



if  $c = 0$  (open circuit high imp)

## ex 2x1 mux.



$$y = I_0, S = 0$$

$$y = I_1, S = 1$$




$$S = 0 \quad y = I_0$$


$$S = 1 \quad y = I_1$$

mux 2x1

ex mux 4x1 (inT) 2x1



- $y = I_0, S_1 S_0 = 00$
- $y = I_1, S_1 S_0 = 01$
- $y = I_2, S_1 S_0 = 10$
- $y = I_3, S_1 S_0 = 11$





$I=1$

2x1 mux. ex


# Demultiplexer (DeMux) :-

→ Inverse operation of multiplexer.



DeMux.

ex 1 x 4 DeMux.




$$A = F, S_1 S_0 = 00$$

$$B = F, S_1 S_0 = 01$$

$$C = F, S_1 S_0 = 10$$

$$D = F, S_1 S_0 = 11$$




# Programming for Combinational Circuit.

## HDL (Hardware Description Language)

There are 3 ways to build the circuit.

### ① Gate level Implementation.

#### ex (HDL-gate level)



```
module Ex1 (A, B, C, D, F);
```

```
output F;
```

```
input A, B, C, D;
```

```
wire w1, w2;
```

```
and G1 (w1, A, B);
```

```
and G2 (w2, C, D);
```

```
or G3 (F, w1, w2);
```


```
endmodule
```

Small letter.

الترتيب مسبق  
مهم

(الترتيب مهم)


ex Implementation HA (half-adder). Gate level



```

module Ex2 (A, B, S, C);
    output S, C;
    input A, B;
    xor G1 (S, A, B);
    and G2 (C, A, B);
endmodule.
    
```

ex mux 2x1 Gate-level



```


module Mux21 (I0, I1, S, F);
    output F;
    input I0, I1, S;
    wire w1, w2, w3;
    not G1 (w1, S);
    and G2 (w2, I0, w1);
    and G3 (w3, I1, w1);
    or G4 (F, w2, w3);
endmodule.
    
```



(wire logic)


## 2) Data Flow implementation. (assign).

ex



```
module Ex (A, B, C, D, F);  
input A, B, C, D;  
output F;  
assign F = (A && B) || (C && D);  
endmodule
```

ex




```
module HA (A, B, S, C);  
output S, C;  
input A, B;  
assign S = A ^ B;  
assign C = A && B;  
endmodule
```

Full-adder

$$\text{sum} = A \text{ xor } B \text{ xor } C;$$
$$\text{carry} = A \cdot B + A \cdot C + B \cdot C$$

```
module FA (A, B, C, sum, carry);  
input A, B, C;  
output sum, carry;  
assign sum = A ^ B ^ C;  
assign carry = (A && B) || (A && C) ||  
(B && C);  
endmodule
```

⇒ 3-bit adder



Structure :-

```
module FA (A, B, C, Sum, Carry);
```

```
input A, B, C;
```

```
output Sum, Carry;
```

```
wire w1, w2, w3;
```


```
HA HA1 (A, B, w1, w2);
```

```
HA HA2 (w1, C, Sum, w3);
```

```
OR G1 (Carry, w3, w2);
```


```
endmodule
```

## ex 4 bit Binary adder



```
module 4BA (A, B, Co, S, Cout);  
input Co;  
input [3:0] A, B;  
output [3:0] S;  
output Cout;  
wire w1, w2, w3;  
FA FA1 (A[0], B[0], Co, S[0], w1);  
FA FA2 (A[1], B[1], w1, S[1], w2);  
FA FA3 (A[2], B[2], w2, S[2], w3);  
FA FA4 (A[3], B[3], w3, S[3], Cout);  
endmodule
```

# \* Data Flow (4 bit Binary adder).





```

module BA(A,B,Co,Cout,S);
input [3:0] A,B;
input Co;
output [3:0] S;
output Cout;
assign {Cout,S} = A+B+Co;
endmodule

```


ex



```

module mux21(x,y,s,F);
input x,y,s;
output F;
assign F = (x && !s) || (y && s);
endmodule

```



```


module DCDR(x,y,m);
input x,y;
output [0:3] m;
assign m[0] = (!x && !y);
m[1] = (!x && y);
m[2] = (x && !y);
m[3] = (x && y);
endmodule

```

③


```
module system (I, D, S);  
input [0:3] I;  
input S;  
output [0:3] D;  
wire wire z1, z2;  
mux21 M1 (I[0], I[1], S, z1);  
mux21 M2 (I[2], I[3], S, z2);  
endmodule
```

③ Behavioral (always).



```
module M (I0, I1, S, F);  
input I0, I1, S;  
output F;  
reg F;  
always @ (I0 or I1 or S).  
if (S == 0)  
    F = I0; بنعم القيمة  
else الى بتأثير على  
    F = I1; ال output  
endmodule
```

## mux 4 x 1



```
module M1(a,b,c,d,s0,s1,F);
input a,b,c,d,s0,s1;
output F;
reg F;
always @ (a or b or c or d or s0,s1)
    case {s1,s0}
        2'b00 : F <= a;
        2'b01 : F <= b;
        2'b10 : F <= c;
        2'b11 : F <= d;
    end case
endmodule
```

Binary ←