



ANSWER BOOKLET

Student: <u>Digital</u> Number <u>13</u>
Course: Department: Number:
Division: Instructor:
Date: Day Month Year

For Instructor's Use

Question	Grade
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
Total	

(implication table)

a	/	/	/	/	/	/	/
b	d, e ✓	/	/	/	/	/	/
c	X	X	/	/	/	/	/
d	X	X	X	/	/	/	/
e	X	X	X	✓	/	/	/
f	c, d X	e, a, b X	X	X	X	/	/
g	X	X	X	d, e ✓	d, e ✓	X	/
	a	b	c	d	e	f	g

(a, b), (d, e), (d, g), (e, g)

↓
3 equivalent states

⇒ final states

(a, b) (c) (d, e, g) (f)

↓ take a ↓ c ↓ d ↓ f

Present state	Next State		Output	
	x=0	x=1	x=0	x=1
a	d	a	0	0
c	d	f	0	1
d	a	d	1	0
f	c	a	0	0


⊗ Synchronous Counters

- Binary Counter (given)
- up down binary counter (given)

⊗ BCD Counter (Decade Counter)

- counting from 0000 to 1001 and back to 0000
- we must go through the procedures of sequential design because this is not a regular counter.

⇒ state Diagram



- In this way, you can enable the count of the next higher significant decade while the same pulse switches the present decade from 1001 to 0000.

⇒ state table

Present State				Next State				output	FF inputs			
Q_3	Q_2	Q_1	Q_0	Q_3	Q_2	Q_1	Q_0	y	T_{03}	T_{02}	T_{01}	T_{00}
0	0	0	0	0	0	0	1	0	0	0	0	1
0	0	0	1	0	0	0	0	1	1	0	0	1

- All unused states for minterm 10 to 15 are taken as don't care term \Rightarrow


$$TQ_1 = 1$$

$$TQ_2 = Q_8' Q_1$$

$$TQ_4 = Q_2 Q_1$$

$$TQ_8 = Q_8 Q_1 + Q_4 Q_2 Q_1$$

$$y = Q_8 Q_1$$




⊕ Binary counter with parallel load

clear	clk	Load	Count	Function
0	X	X	X	clear to 0
1	↑	1	X	Load inputs
1	↑	0	1	count next state
1	↑	0	0	No change

- This counter good if we want to start counting from any initial state.

also it is good to design other types of counters.




we design a binary BCD counter using the parallel load

Q1 (design a counter that counts up to 12 using parallel load binary counter)


Q2 Irregular counters:

Design a counter that counts in the following sequence 0, 3, 4, 6, 5, 7, 2, 1





⊗ Counter with unused state

- unused states may be treated as don't care
- or may be assigned specific next state.



in this example we assign force the unused states to go to a specific state in order to avoid lock case.

lock case may happen if the system for some failure goes to unused state, and for some design (not all of them) the unused state will go to another unused state, and so on




① Ripple Counters

The flip-flop output transition serves as a source for triggering other flip-flops. (i.e.: the clk input of some flip-flops are not triggered by the common clock).


② Binary Ripple Counter

Ex. Design a 3-bit binary ripple counter using TFF (up counter)



A ₂	A ₁	A ₀
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0

⊛ Design a 3-bit Counter using D-FF



⊛ Count-down-counter
+ve edge triggered (same as previous figures)

OR if -ve edge triggered is used
⇒ connect the complement to
trigger the next FF.


⊗ BCD Ripple Counter

- we need 4 bits (4 flip-flops)


	Q_3	Q_4	Q_2	Q_1
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
0	0	0	0	0

Behaviour of BCD

- Q_1 changes state after each clock pulse
- Q_2 complements every time Q_1 goes from 1 to 0 as long as $Q_3 = 0$ (when $Q_3 = 1$, Q_2 remains at 0)
- Q_4 complements every time Q_2 goes from 1 to 0.
- Q_3 remains 0 as long as Q_2 or Q_4 is 0. when both Q_2 and Q_4 become 1, Q_3 complements when Q_1 goes from 1 to 0. Q_3 is cleared on the next transition of Q_1 .



⊗ Cascaded decade counters




⊛ Ripple? why

1111
↓
1110
1100
1000
0000

⊛ Registers


a register is a group of flip-flops. Each flip-flop is capable of storing one bit of information




⊛ Register with parallel load
if load = 0 → no load
if load = 1 → load

⑤ Shift Register

Serial In - Serial Out



⑥ Serial Addition



1 0 1
0 1 1

⊗ Universal Shift Register

universal: functional complete (the function is controlled via some control inputs).

In general, a universal shift register can shift data right, left, and has a parallel load capabilities.

Example 4-bit universal shift register

$S_1 S_0 = 00 \Rightarrow$ The present value of the register is applied to the D inputs of the flip-flops.

$\Rightarrow S_1 S_0 = 00$ No change

$S_1 S_0 = 01 \Rightarrow$ Shift right with serial input

$S_1 S_0 = 10 \Rightarrow$ Shift left " " "

$S_1 S_0 = 11 \Rightarrow$ Parallel load.

⊗ Behavioral Description of Universal Shift Reg.

```
module universal(S1, S0, I, A, left, right, clk, clr);
```

```
input S1, S0, left, right, clk, clr;
```

```
input [3:0] I;
```

```
output [3:0] A;
```

```
reg [3:0] A;
```

```
always @ (posedge clk or negedge clr)
```

```
if (clr == 0) A = 4'b0000;
```

```
else
```

```
case ({S1, S0})
```

```
2'b00: A = A;
```

```
2'b01: A = {right, A[3:1]};
```

```
2'b10: A = {A[2:0], left};
```

```
2'b11: A = I;
```


```
endcase  
endmodule
```


⊛ Ring Counter

ring counter is a circular shift register counter with only one flip flop being set at any particular time, all others are cleared.

The single bit is shifted from one flip flop to the next to produce the sequence timing signals.

Ex: 4-bit shift register connected as ring counter



if initial value = 1 0 0 0

time = 0 $T_0 = 1$ $T_1 = 0$ $T_2 = 0$ $T_3 = 0$

time = 1 clock $T_0 = 0$ $T_1 = 1$ $T_2 = 0$ $T_3 = 0$


time = 2 clock $T_0 = 0$ $T_1 = 0$ $T_2 = 1$ $T_3 = 0$

time = 3 clock $T_0 = 0$ $T_1 = 0$ $T_2 = 0$ $T_3 = 1$


time = 4 clock $T_0 = 1$ $T_1 = 0$ $T_2 = 0$ $T_3 = 0$

↙ same as initial state

⇒ we generate 4 timing signals



⑤ Another way to generate the timing signal is to use a ~~binary~~ counter & decoder




⑥ In general, To generate 2^n timing signal, we need either a shift register with 2^n flip flops or an n -bit binary counter together with an n -to- 2^n line decoder.

Ex: 16 timing signal \Rightarrow 16-bit shift register or 4-bit counter & 4×16 decoder.


⑦ Johnson Counter

uses shift register & combinational logic to generate timing signals. It is also called switch-tail ring counter



(four-stage switch tail ring counter)

Sequence No.	FF outputs				AND gate required for output
	A	B	C	E	
1	0	0	0	0	$A'E'$ (T_0)
2	1	0	0	0	AB' (T_1)
3	1	1	0	0	BC' (T_2)
4	1	1	1	0	CE' (T_3)
5	1	1	1	1	AE (T_4)
6	0	1	1	1	$A'B$ (T_5)
7	0	0	1	1	$B'C$ (T_6)
8	0	0	0	1	$C'E$ (T_7)
(9)	0	0	0	0	



Johnson counter is a k -bit switch tail ring counter with $2k$ decoding gates to provide output for $2k$ timing signals.

One disadvantage is the lock if the circuit goes to unused states.