




## ANSWER BOOKLET

Student: <u>Digital</u> Number <u>9</u> 
Course: Department: ..... Number: .....
Division: ..... Instructor: .....
Date: <u>chapter 7</u> (PLDs) ..... Day Month Year

### For Instructor's Use

Question	Grade
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
<b>Total</b>	

## Chapter 7: Memory and Programmable Logic

① memory unit: it is a device to which binary information is stored.

② Two types of memories:

① RAM (Random access memory): ~~access for~~

- same access time for ~~any~~ accessing any location (opposite to sequential access).
- Read and write
- information will be lost when power down.
- many types (eg SRAM, DRAM)  
↳ volatile memory

② ROM (Read Only Memory)


- Read only (no write operation)
- nonvolatile memory
- many types (EPROM, PROM, EEPROM, Flash).
- ROM is a programmable logic device (PLD).

## ⊗ RAM

- random access memory (vs sequential access memory)  
Same access time.
- Read & write operations
- volatile memory
- many types (SRAM, DRAM)
  
- memory unit stores binary information in groups of bits called words (word: is a group of bits. ~~15 and 20~~)  
eg 8-bit byte  
16-bit 2 byte (word - int)  
32-bit 4 byte (double word)
  
- Capacity of a memory unit: either in bit or byte

## - block diagram of RAM

- data input and output lines



- Control lines:  
read and write.  
(the direction of data flow)

- address lines (k lines  $\rightarrow$  2<sup>k</sup> locations)



① memory unit is specified by the number of words it contains and the number of bits in each word (e.g.  $2^k \times 8$ )  $\rightarrow$  2<sup>k</sup> byte or 16<sup>k</sup> bit


② each word has an address range of addresses  $(0 - (2^k - 1))$ .

③  $1k = 2^{10}$      $1M = 2^{20}$      $1G = 2^{30}$   
 $4k = 2^{12}$      $2G = 2^{31}$  ... etc.

④ Example 1k words x 16 bit each  
 $\Rightarrow$  no. of address lines = 10

Capacity = 2k byte  
 or 16k bit

10 lines



⑤ 16 bit as single unit.

$2^k \geq m$  (k no. of address lines)  
 m no. of locations

10 lines  
 1023

## Write and Read Operations

- write : transfer ~~out~~ data to memory location
- read :  $\downarrow$   $\downarrow$  out from  $\downarrow$   $\downarrow$

### ④ Write operation:

- 1) Apply the binary address of the desired word to address lines,
- 2) apply the data bits to the data input lines
- 3) activate the memory chip and write input.

### ④ Read operation:

1. Apply the binary address of the desired word to the address lines
2. activate the ~~chip~~ read input.

④ Some memories have memory enable input <sup>(chip select)</sup> pin, and Read/Write inputs are in the same pin

memory enable (CS)	Read/Write	Memory operation
0	X	None
1	0	write operation
1	1	Read operation



## ⊕ Memory Description in HDL

Memory is modeled in Verilog HDL by an array of registers

```
reg [15:0] memword [0:1023]; // 2 dimension array
```

⊗ this is 2k x 16 memory.

(1024 registers, each containing 16 bits).

- now memword[7] refers to the 16-bit memory word at address 7.

### Example

```
module memory(Enable, ReadWrite,
  Address, DataIn, DataOut);
```

```
  input Enable, ReadWrite;
```

```
  input [3:0] DataIn;
```

```
  input [5:0] Address;
```

```
  output [3:0] DataOut;
```

```
  reg [3:0] DataOut;
```

```
  reg [3:0] memword [0:63];
```

```
  always @ ( Enable, or ReadWrite)
```

```
    if ( Enable == 0 )
```

```
      DataOut = 4'bZ;
```

```
    else
```


```
      if ( ReadWrite )
```

```
        DataOut = memword [ Address ];
```

```
      else
```

```
        memword [ Address ] = DataIn;
```

```
    endmodule.
```



## \* Error Detection and Correction

- Ⓐ Some errors may occur in storing and retrieving the binary information.
- Ⓑ employ error detecting and correcting codes. (e.g. parity bit is the most common).

### Ⓐ Hamming Code:

- In Hamming Code,  $k$  parity bits are added to an  $n$ -bit data word, forming a new word of  $n+k$  bits.
- The bit positions are numbered in sequence from 1 to  $n+k$ .
- Those positions numbered a power of 2 are reserved for the parity bits. The remaining bits are the data bits.

~~for  $n$  bits of data, we need~~

- The following relationship between  $n$  and  $k$

$$2^k - 1 - k \geq n$$

e.g. for  $k = 3$  (check bits (parity bits))

$$n \leq 2^3 - 1 - 3 = 4$$

for  $k = 4$

$$n \leq 2^4 - 1 - 4 = 11$$

$$\Rightarrow 5 \leq n \leq 11$$

if  $n < 5 \rightarrow k = 3$  bits is enough.



Example: Consider the 8-bit data word 11000100

⇒ we need 4 parity bits

⇒ new word size =  $n + k = 8 + 4 = 12$

Bit positions:

<u>Bit positions</u> :	1	2	3	4	5	6	7	8	9	10	11	12
	$P_1$	$P_2$		$P_4$	1	0	0	$P_8$	0	1	0	0

$$P_1 = \text{XOR of bits (3, 5, 7, 9, 11)}$$

$$= 1 \oplus 1 \oplus 0 \oplus 0 \oplus 0 = 0$$

$$P_2 = \text{XOR of bits (3, 6, 7, 10, 11)}$$

$$= 1 \oplus 0 \oplus 0 \oplus 1 \oplus 0 = 0$$

$$P_4 = \text{XOR of bits (5, 6, 7, 12)}$$

$$= 1 \oplus 0 \oplus 0 \oplus 0 = 1$$

$$P_8 = \text{XOR of bits (9, 10, 11, 12)}$$

$$= 0 \oplus 1 \oplus 0 \oplus 0 = 1$$

(EVEN PARITY).

⊕ Now the 8-bit data word is stored in memory together with the 4 parity bits as a 12-bit composite word

<u>Bit position</u> :	1	2	3	4	5	6	7	8	9	10	11	12
	0	0	1	1	1	0	0	1	0	1	0	0

⊕ when the 12 bits are read from memory, they are checked again for possible errors.

⇒



$c_1 = \text{XOR of bits } (1, 3, 5, 7, 9, 11)$

$c_2 = \text{XOR of bits } (2, 3, 6, 7, 10, 11)$

$c_4 = \text{XOR of bits } (4, 5, 6, 7, 12)$

$c_8 = \text{XOR of bits } (8, 9, 10, 11, 12)$

if  $c = 0 \Rightarrow$  Even parity  $\Rightarrow$  no errors

$\Rightarrow c = c_8 c_4 c_2 c_1 = 0000$  indicates that no error in the stored word.

if  $c \neq 0 \Rightarrow$  ~~some~~<sup>an</sup> error has occurred

eg: 0 0 1 1 1 0 0 1 0 1 0 0 no error

$\Rightarrow c_1 = 0 \quad c_2 = 0 \quad c_4 = 0 \quad c_8 = 0$

$\Rightarrow$  No error.

1 0 1 1 1 0 0 1 0 1 0 0 error in bit 1

$\Rightarrow c_1 = 1 \quad c_2 = 0 \quad c_4 = 0 \quad c_8 = 0$

$\Rightarrow$  error in bit 1 (the parity bit).

0 0 1 1 0 0 0 1 0 1 0 0 error in bit 5

$\Rightarrow c_1 = 1 \quad c_2 = 0 \quad c_4 = 1 \quad c_8 = 0$

$\Rightarrow$  error in bit  $(4+1) = 5$

⊗  $C$  is called the syndrome ~~vector~~.

⊗ The syndrome value  $C$  consists of  $k$  bits and has a range of  $2^k$  values between 0 and  $2^k - 1$ .

- The value  $C = 0$  indicates no error  $\Rightarrow$   $2^k - 1$  are left to indicate which

of the  $n+k$  bits was in error.

$$\Rightarrow 2^n - 1 \geq n+k$$

$$\Rightarrow \underline{\underline{2^n - 1 - k \geq n}}$$

ⓐ Up to now we can detect one error and correct one error

ⓑ Single error Correction, Double error Detection

- By adding another parity bit to the coded word, the hamming code can be used to correct a single error and detect double errors

- in the previous example

0011001000 P<sub>13</sub>

P<sub>3</sub> = XOR of all previous bits

$\Rightarrow P_3 = 1$  (even parity).

- these 13 bits are stored in memory

- when reading data P = XOR of the 13-bits

If  $c = 0$  and  $P = 0 \Rightarrow$  no error occurred

If  $c \neq 0$ ,  $P = 1$ , a single error has occurred that can be corrected


If  $c \neq 0$ ,  $P = 0$ , a double error has occurred that can not be corrected.

If  $c = 0$ ,  $P = 1 \Rightarrow$  An error occurred in the P<sub>13</sub> bit.




⊕ ROM:

- read only
- nonvolatile memory



⊕ internal block diagram

Ex.  $32 \times 8$  ROM (5 address lines  
8 output lines)



⊕ 8 OR gates with 32 inputs for each

$\Rightarrow$  <sup>this</sup> ROM has  $32 \times 8 = 256$  internal connections.

⊕ In general,  $2^k \times n$  ROM will have an internal  $k \times 2^k$  decoder and  $n$  OR gates. Each OR gate has  $2^k$  inputs.

Inputs					Outputs							
$I_4$	$I_3$	$I_2$	$I_1$	$I_0$	$A_7$	$A_6$	$A_5$	$A_4$	$A_3$	$A_2$	$A_1$	$A_0$
0	0	0	0	0	1	0	1	1	0	1	1	0
0	0	0	0	1	0	0	0	1	1	1	0	1
0	0	0	1	0	1	0	0	0	1	0	0	1
0	0	0	1	1	1	0	1	0	0	0	1	0
1	1	1	0	0	0	0	0	0	1	0	0	1
1	1	1	0	1	1	1	0	0	0	1	0	
1	1	1	1	0	0	1	0	0	1	0	1	0
1	1	1	1	1	0	0	1	1	0	0	1	1

## ⊛ Combinational Circuit Implementation

⊛ ROM contains Decoder & OR gates.

⇒ ROM outputs can be programmed to represent the boolean functions.

⊛ ROM can be interpreted in two ways

① memory unit that contains a fixed pattern of stored word

② unit that implements a combinational circuit.

e.g  $A_7(I_4, I_3, I_2, I_1, I_0) = \sum (0, 2, 3, \dots, 29)$




Example:

3-bit number, output equal the square of the input number. Implement this function using ROM

⇒ 6 outputs

Inputs			Outputs					
A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	B <sub>5</sub>	B <sub>4</sub>	B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>
0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1
0	1	0	0	0	0	1	0	0
0	1	1	0	0	1	0	0	1
1	0	0	0	1	0	0	0	0
1	0	1	0	1	1	0	0	1
1	1	0	1	0	0	1	0	0
1	1	1	1	1	0	0	0	1

$B_0 = A_0$        $B_1 = 0$






## Types of ROM

- 1) mask programming: programming done during the fabrication process according to a truth table by the user (customer)
- 2) PROM: programmed by the user for one time.
- 3) EPROM: Erasable PROM through a special device using ultraviolet radiation for a period of time
- 4) EEPROM: Electrically Erasable PROM.

## ⑥ Combinational PLD

- 3 main types: differ in the placement of the programmable connections in the AND OR array






# ⊗ Programmable Logic Array (PLA)

- no decoder → doesn't generate all minterms like PROM.

Example: PLA with 3 inputs and 2 outputs

$$F_1 = AB' + AC + A'BC'$$

$$F_2 = (AC + BC)'$$



# SynaptyCad

## ⊗ Programming Table

Product Term	Inputs			Outputs	
	A	B	C	F <sub>1</sub>	F <sub>2</sub>
$AB'$	1	0	-	1	-
$AC$	1	-	1	1	1
<del><math>ABC</math></del>	-	1	1	-	1
<del><math>A'Bc'</math></del>	0	1	0	1	-

↓  
no need for this

Example: Implement the following two Boolean functions with a PAL

$$F_1(A, B, C) = \sum (0, 1, 2, 4)$$

$$F_2(A, B, C) = \sum (0, 5, 6, 7)$$

	BC	00	01	11	10
A	0	1	1	0	1
	1	1	0	0	0

	BC	00	01	11	10
A	0	1	0	0	0
	1	0	1	1	1

$$F_1 = A'B' + A'C' + B'C'$$

$$F_2 = AB + AC + A'B'C'$$

$$\text{or } F_1 = (F_1')' = (AB + AC + BC)'$$

$$F_2 = (A'C + A'B + AB'C)'$$

$$F_1(T) \& F_2(T) \Rightarrow 6 \text{ terms}$$


$$F_1(C) \& F_2(C) \Rightarrow 6 \text{ terms}$$

$$F_1(C) \& F_2(T) \Rightarrow 4 \text{ terms}$$

$$F_1(C) \& F_2(C) \Rightarrow 6 \text{ terms}$$







### ⊗ Programming table

Product term	Inputs			Outputs	
	A	B	C	(C) F1	(T) F2
AB	1	1	-	1	1
AC	1	-	1	1	1
BC	-	1	1	1	-
A'B'C'	0	0	0	-	1

- In general, For n inputs, k product terms and m outputs the internal logic of the PLA

consists of  $n$ -buffer-inverter gates,  
 $k$  AND gates,  $m$  OR gates, and  $m$  XOR gates.

There are  $2^n \times k$  connections between the  
inputs and the AND array,  $k \times m$  connections  
between the AND and OR arrays and  $m$   
connections with the XOR gates.

SynaptCAD