


# Abdallah Fialak

1	2	3	4	5	6	7	8	9	10	11	12	13	14
b	b	c	c	c	b	e	a	a	c	c	c	e	B

Question#1] Select the correct answer (42 points, 3 points each):



1. Convert the following BCD number to decimal  $(10000000011)_{BCD}$

- a. 8003
- b. 803
- c. 1003
- d. 103
- e. None

803

10 11 12 13 14  
9 A B C D E F

2. Converting  $(0111011.100)_2$  to base 16 yields which of the following results?

- a. 3C.4
- b. 3B.8
- c. 73.4
- d. 3B.4
- e. None

3B.8

3. The simplification of the Boolean function  $(\overline{A}BC) + (\overline{A}BC)$

- a. A
- b. BC
- c. 1
- d. 0
- e. None


$$(A'BC)'$$

$$(A+B'+C) + (A'+B+C)$$

$$A+B'+C+A'+B+C = 1$$

4. The output Y of the circuit computes

- a.  $Y(A,B,C) = \sum(1,2,3,4,7)$
- b.  $Y(A,B,C) = \sum(3,5,6,7)$
- c.  $Y(A,B,C) = \sum(1,2,4,7)$
- d.  $Y(A,B,C) = \prod(2,3,6)$
- e. None



00  
01  
10  
11

	BC	00	01	11	10
A	0	0	1	1	0
	1	0	0	1	1

$\sum(1,2,4,7)$

5. For the shown circuit the function F is

A	B	F
0	0	F <sub>0</sub>
0	1	F <sub>1</sub>
1	0	F <sub>2</sub>
1	1	F <sub>3</sub>

00 = F<sub>0</sub>

01 = F<sub>1</sub>


10 = F<sub>2</sub>

11 = F<sub>3</sub>

0  
1  
0  
1




e. None



10. In the shown circuit, given "X" is a 2-bit binary number ( $x_1x_0$ ):

- a.  $Sum = X$
- b.  $Sum = 2X$
- c.  $Sum = 2X + 1$
- d.  $Sum = 2X + 2$
- e. None



11. Converting  $(310)_4$  to decimal answer is:

- a. 130
- b. 132
- c. 52
- d. 140
- e. None

$$3 \times 4^2 + 1 \times 4^1 + 0 \times 4^0$$

$$48 + 4 + 0 = 52$$


12. The base of the numbers in the operation  $(24 + 17 = 40)$  to be correct is

- a. 9
- b. 10
- c. 11
- d. 12
- e. None

$$\begin{array}{r} 17 \\ 24 \\ \hline 40 \end{array}$$

13. Consider the  $F(A, B, C, D) = \sum(0,1,2,3,7,8,9,10,12)$  with don't care terms  $d(A, B, C, D) = \sum(11,13,15)$ . List all of the essential prime implicants


- a.  $B', AD, AC', CD$
- b.  $B', AC', CD$
- c.  $AD, AC', CD$
- d.  $B', AD, CD$
- e. None





14. Implementation of full adder with two half adders and an \_\_\_\_\_ gate

- A. NOR
- B. OR**
- C. XOR
- D. XNOR
- E. None





Question#2] 15 points

A. Use a suitable size decoder and an external logic gate to implement the even parity generator for a circuit with three inputs A, B, C (8 points)

A	B	C	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

A	B	C	P
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$$F = A'B'C' + A'B'C + ABC + A'BC'$$




B. The following circuit is used to implement the Boolean function  
 $F(A,B,C) = \Sigma(3, 6)$  Determine the inputs of the MUX ( $I_0, I_1, I_2, I_3$ ). (7 points)

A	B	C	F
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	0

$I_0 = 0$   
 $I_1 = 1$   
 $I_2 = 1$   
 $I_3 = 0$

00  
 00  
 01  
 00  
 00  
 10  
 11



*(Large red scribble)*

63

11

Question#3] 15 points

Simplify using QM Tabulation method the following function

$$F(A,B,C,D) = \sum m(0,1,2,3,5,7,8,10)$$

A	B	C	D	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	1	5
0	1	1	1	7
1	0	0	0	8
1	0	1	0	10

Table 1

A	B	C	D	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
1	0	0	0	8
0	0	1	1	3
0	1	0	1	5
1	0	1	0	10
0	1	1	1	7

Table 2

0,1	000-
0,2	00-0
0,8	-000
1,3	00-1
1,5	0-01
2,3	001-
2,10	-010
8,10	10--
3,7	0-11
5,7	01-1

Table 2

$\begin{matrix} \text{PI}_1 \\ \text{Ess} \rightarrow \text{PI}_2 \\ \text{PI}_3 \\ \text{Essential} \end{matrix}$

$$F = \text{PI}_3 + \text{PI}_2$$

answer??

$$\frac{13}{15}$$

Table 3

0,1,2,3	00--	PI <sub>1</sub>
0,2,1,3	00--	///
0,2,8,10	-0-0	PI <sub>2</sub>
0,8,2,10	-0-0	///
1,3,5,7	0--1	PI <sub>3</sub>
1,5,3,7	0--1	///

Table 4

Question#4] 20 points

A. Derive the truth table only of a combinational logic circuit which receives a 4-bit unsigned number X ( $X_3 X_2 X_1 X_0$ ) as input and produces an output Z which equals the result of integer division of X by 3 (e.g., if  $X=7, Z=2$ ). 10 points

	$X_0$	$X_1$	$X_2$	$X_3$	$Z_0$	$Z_1$	$Z_2$	$Z_3$
0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0
2	0	0	1	0	0	0	0	0
3	0	0	1	1	0	0	0	1
4	0	1	0	0	0	0	0	1
5	0	1	0	1	0	0	0	1
6	0	1	1	0	0	0	1	0
7	0	1	1	1	0	0	1	0
8	1	0	0	0	0	0	1	0
9	1	0	0	1	0	0	1	1
10	1	0	1	0	0	0	1	1
11	1	0	1	1	0	0	1	1
12	1	1	0	0	0	1	0	0
13	1	1	0	1	0	1	0	0
14	1	1	1	0	0	1	0	0
15	1	1	1	1	0	1	0	1


10

B. Implement the following function using NOR-NOR two level implementations  
 $F(A,B,C,D) = \sum (0,3,5,7,8,10,13,15)$  10 points

$A \backslash CD$	00	01	11	10
00	1	0	1	0
01	0	1	1	0
11	1	1	1	1
10	1	0	1	1

~~$(B'+D) \cdot (A'+B+D) \cdot (B+C+D) \cdot (A+C+D)$~~

$F = B'CD' + AB'D' + A'CD + BD$





3)


module Wkdesystem( $I_0, I_1, I_2, I_3, I_4, I_5, I_6, I_7, s_1, s_2, F$ );  
 input ~~[7:0] I;~~  
 input ~~[2:0] S;~~  
 wire  $w_1, w_2$ ;  
 output F;

~~Mux1~~  ~~$G_1(I_0, I_1, I_2, I_3, w_1, s_1, s_2)$~~  wire

~~Mux1~~  ~~$G_2(I_4, I_5, I_6, I_7, w_2, s_1, s_2)$~~   
~~Mux1~~  ~~$G_3(w_1, w_2, s_2, F)$~~

Mux1,4x1  $G_1(I_0, I_1, I_2, I_3, w_1, s_1, s_2)$ ;  
 Mux1,4x1  $G_2(I_4, I_5, I_6, I_7, w_2, s_1, s_2)$ ;  
 Mux2x1  $G_3(w_1, w_2, s_2, F)$ ;


endmodule





**Question#5] 8 points**

For the system shown in the following figure



00  
01  
10  
11

1. (2 points) Write a Verilog HDL code to describe the module mux4x1
2. (2 points) Write a Verilog HDL code to describe the module mux2x1
3. (4 points) Write a Verilog HDL code to describe the whole system structurally from its subsystems

```

1) module Mux4x1 (I0, I1, I2, I3, w1, S1, S0);
    input I0, I1, I2, I3, S0, S1;
    output w1;
    wire w1;
    assign w1 = (S1 && !S0) || (!S1 && S0) || (S1 && S0) || (!S1 && !S0);
endmodule
    
```

```

2) module Mux2x1 (w1, w2, S2, F);
    input w1, w2, S2;
    output F;
    assign F = if (S2 == 0)
                w1;
            else
                w2;
endmodule
    
```

من المدخلات الى المخرج