


The number of full and half adders are required to add 16-bit number is \_\_\_\_\_

- a. 16 half adders, 0 full adders
- b. 4 half adders, 12 full adders
- c. 1 half adders, 15 full adders
- d. 8 half adders, 8 full adders

In the given 4-to-1 multiplexer, if  $c_1 = 0$  and  $c_0 = 1$  then the output M is



- a.  $X_0$  OR  $X_3$
- b.  $X_1$
- c.  $X_3$
- d.  $X_0$
- e.  $X_2$


The binary numbers  $A = 1100$  and  $B = 1001$  are applied to the inputs of a comparator. What are the output levels?

- a.  $A > B = 1, A < B = 0, A = B = 1$
- b. None
- c.  $A > B = 1, A < B = 0, A = B = 0$
- d.  $A > B = 0, A < B = 1, A = B = 0$
- e.  $A > B = 0, A < B = 1, A = B = 1$

If two inputs are active on a high priority encoder, which will be coded on the output?

- a. The higher value
- b. The lower value
- c. Both of the inputs
- d. Neither of the inputs

For the following two-bit adder/subtractor with overflow detection. If inputs  $M=0$ , two unsigned numbers  $A_1A_0=01$ ,  $B_1B_0=01$ , what's the value of  $S_1$ ,  $S_0$ ,  $C$ , and  $V$ ?




- a.  $S_1 S_0 = 10$ ,  $C = 1$ ,  $V = 0$
- b.  $S_1 S_0 = 10$ ,  $C = 1$ ,  $V = 1$
- c.  $S_1 S_0 = 01$ ,  $C = 1$ ,  $V = 0$
- d.  $S_1 S_0 = 11$ ,  $C = 1$ ,  $V = 0$
- e.  $S_1 S_0 = 10$ ,  $C = 0$ ,  $V = 0$

$C = 0$

The difference between the full adder and half adder is


- a. Half adder has two inputs while full adder has four inputs
- b. Half adder has no input while full adder has three inputs
- c. Half adder has two inputs while full adder has three inputs
- d. Half adder has one input while full adder has two inputs

The following 4 x 1 multiplexer implements the function F that has an expression



- a.  $F(a, b, c) = \sum(0, 3, 5, 6)$
- b.  $F(a, b, c) = \sum(1, 2, 4, 7)$
- c.  $F(a, b, c) = \prod(0, 1, 3, 5, 6)$
- d.  $F(a, b, c) = \sum(1, 2, 4, 6)$
- e.  $F(a, b, c) = \prod(1, 2, 4, 7)$

Consider the following diagram of a 3-bit adder:



What is the value of  $s_2, s_1, s_0$  and  $C_{out}$ , if  $a_2a_1a_0 = 101$  and  $b_2b_1b_0 = 110$  and  $C_{in} = 0$  ?

Select one:

- a.  $s_2 s_1 s_0 = 011$  and  $C_{out} = 1$
- b.  $s_2 s_1 s_0 = 010$  and  $C_{out} = 1$
- c.  $s_2 s_1 s_0 = 0110$  and  $C_{out} = 1$
- d.  $s_2 s_1 s_0 = 001$  and  $C_{out} = 1$
- e.  $s_2 s_1 s_0 = 011$  and  $C_{out} = 0$

The following switching functions are to be implemented using a decoder:  $f_1 = \sum m(1, 2, 4, 8, 10, 14)$   $f_2 = \sum m(2, 5, 9, 11)$   $f_3 = \sum m(2, 4, 5, 6, 7)$  The minimum configuration of decoder will be \_\_\_\_\_

- a. 5 to 32 line
- b. 2 to 4 line
- c. 3 to 8 line
- d. 4 to 16 line

Half adder circuit can be produced using a two-input \_\_\_\_\_ gate and a two-input \_\_\_\_\_ gate.

- a. NOR; NAND
- b. OR; NAND
- c. None
- d. XOR; AND
- e. OR, AND