



**Digital Systems ENCS234**

**2022/2033**

**ALU Verilog Project**

**Mujahed Abuali #1211047**

**Dr.Ismail Khater sec.1**


## Problem: Modeling a Multifunction ALU

Design and implement a multifunction arithmetic and logic unit (ALU)

### ALU:

An arithmetic logic unit (ALU) is a combinational digital electronic circuit that performs arithmetic and bitwise operations on integer binary numbers. This is in contrast to a floating-point unit (FPU), which operates on floating point numbers. An ALU is a fundamental building block of many types of computing circuits, including the central processing unit (CPU) of computers, FPUs, and graphics processing units (GPUs). A single CPU, FPU or GPU may contain multiple ALUs.<sup>1</sup>

Implementation:

ALU Function Code (C)	ALU Output (O)	ALU Symbol
000	$(X+Y)/2$	 The diagram shows a blue trapezoidal symbol labeled 'ALU'. It has two n-bit inputs at the top labeled 'X[n-1:0]' and 'Y[n-1:0]'. A 3-bit input labeled 'C[2:0]' enters from the left. A single-bit output labeled 'O' exits from the bottom.
001	$2*(X+Y)$	
010	$(X/2)+Y$	
011	$X-(Y/2)$	
100	X NAND Y	
101	NOT(X)	
110	X NOR Y	
111	X XOR Y	

a) Specify the size of the output (O) in bits so the overflow can never occur


- The size in the first option  $(X+Y)/2$ , it's had sum process, so You have to increase bits by one bit. However, the division process does not lead to an increase in digits. so, it's needed  **$n+1$  bits.**
- The size in the Second option  $2*(X+Y)$ , it's had sum and Multiplication process, so You have to increase bits by one bit to sum process and more one for Multiplication process. so, it's needed  **$n+2$  bits.**
- The size in the third option  $(X/2) + Y$ , it's had sum process, so You have to increase bits by one bit. However, the division process does not lead to an increase in digits. so, it's needed  **$n+1$  bits.**
- The size in the first option  $X-(Y/2)$ , it's had subtracted process, so You have to increase bits by one bit. However, the division process does not lead to an increase in digits. so, it's needed  **$n+1$  bits.**
- The size for  $(X \text{ NAND } Y)$ ,  $(\text{NOT}(x))$ ,  $(X \text{ NOR } Y)$ ,  $(X \text{ XOR } Y)$ , No change occurs to it.  $n$  it's still  $n$ .

**So, the overflow can never occur it's  $(n+2)$  bits.**

b) Show the ALU implementation using medium-scale integration (MSI) components and minimum number of gates (i.e., in blocks with their sizes). Note that, you might use some kind of extension (sign- or zero-extension).

- **Adder** for sum number

Adding two numbers using adders. This function outputs one  $n+1$ -bit output(sum).




Inputs		
A	B	S
0	0	0
0	1	1
1	0	1
1	1	0

Simulation:



- **Subtract** for subtract number


Subtracting two binary numbers using adders and xor gates that change the number to its 2's complement. This function outputs one n-bit output (sum) and one outputs.



A	B	C <sub>in</sub>	D	C <sub>out</sub>
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

- **Multiplier** number by 2


A multiplier is a [combinational logic circuit](#) that we use to multiply binary digits. Just like the adder and the subtractor, a multiplier is an arithmetic combinational logic circuit. It is also known as a binary multiplier or a digital multiplier.



	A1	A0
	B1	B0
<hr/>		
	A1B0	A0B0
A1B1	A0B1	X
<hr/>		
A1B1+C	A0B1+A1B0	A0B0


- **Division** number by 2

circuit to divide a digital signal by an even integer multiple is a **Johnson counter**. This is a type of shift register network that is clocked by the input signal. The last register's complemented output is fed back to the first register's input.



- **NAND**

A **NAND gate** (“not AND gate”) is a logic gate that produces a low output (0) only if all its inputs are true, and high output (1) otherwise. Hence the NAND gate is the inverse of an AND gate, and its circuit is produced by connecting an AND gate to a NOT gate. Just like an AND gate, a NAND gate may have any number of input probes but only one output probe.




A	B	Out
0	0	1
0	1	1
1	0	1
1	1	0



- NOR

A **NOR gate** (“not OR gate”) is a logic gate that produces a high output (1) only if all its inputs are false, and low output (0) otherwise. Hence the NOR gate is the inverse of an OR gate, and its circuit is produced by connecting an OR gate to a NOT gate. Just like an OR gate, a NOR gate may have any number of input probes but only one output probe. A **NOR gate** (“not OR gate”) is a logic gate that produces a high output (1) only if all its inputs are false, and low output (0) otherwise. Hence the NOR gate is the inverse of an OR gate, and its circuit is produced by connecting an OR gate to a NOT gate. Just like an OR gate, a NOR gate may have any number of input probes but only one output probe.



Inputs		Output
A	B	$X = \overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

- XOR


The **XOR gate** stands for the Exclusive-OR gate. This gate is a special type of gate used in different types of computational **circuits**. The **XOR gate** stands for the Exclusive-OR gate. This gate is a special type of gate used in different types of computational **circuits**.




A	B	OUT
1	0	1
1	1	0
1	0	0
1	1	0

- **MUX**

The multiplexer is a combinational logic circuit designed to switch one of several input lines to a single common output line. Has six 8-bit inputs, one 3-bit input, and two 1-bit inputs, and has one 8-bit output. The output has value same as one of the 8-bit or 1-bit inputs depending on the selection input (the 3-bit input).




- Design



c) Write behavioral Verilog modules for your elements you defined in Part (b). Be noted that the size of every element you define should be parameterized, so that you can vary the design during the testing phase.


- **Adder**

```
adder_1211047.v
1 //adder to sum two number
2 module adder_1211047 #(parameter n=4) ( x,y, sum);
3
4     input signed [n-1:0]  x,y;
5     output reg signed [n+1:0] sum;
6
7     always@(x or y)begin //always block
8         sum=x+y;//sum equasion
9     end
10
11 endmodule
```




- Subtract

```
subtract_1211047.v
1 //subtract to get equation from selection
2 module subtract_1211047 #(parameter n=4) (
3
4     input wire [n-1:0] x,y,
5     output reg [n:0]sub
6 );
7
8     always@(x or y)begin //always block
9         sub=x-y;//to subtract y from x
10    end
11
12 endmodule
```



- **Mux**



The image shows a screenshot of a Verilog code editor window titled "mux\_1211047.v". The code defines an 8-to-1 multiplexer module. The module has a parameter `n=4`, an input bus `a,h` of size `n`, a 3-bit selector `sel`, and an output bus `out` of size `n+1`. The implementation uses a case statement to select one of the eight inputs based on the selector value.

```
1 //mux 8*1 to get equation from selection
2 module mux_1211047 #(parameter n=4) (
3     input [n-1:0] a,b,c,d,e,f,g,h,
4     input [2:0] sel,
5     output reg signed[n+1:0]out
6 );
7
8 always @(*) begin //always block
9
10    case (sel)//cases to choose one input
11        3'b000: out = a;//if selction 0 export a
12        3'b001: out = b;//if selction 1 export b
13        3'b010: out = c;//if selction 2 export c
14        3'b011: out = d;//if selction 3 export d
15        3'b100: out = e;//if selction 4 export e
16        3'b101: out = f;//if selction 5 export f
17        3'b110: out = g;//if selction 6 export g
18        3'b111: out = h;//if selction 7 export h
19        default:out=0;
20    endcase
21 end
22
23 endmodule
24
```

The Windows taskbar at the bottom shows the time as 8:02 PM on 2/7/2023, with a notification badge for 6. The system language is set to ENG.

- **NAND**

```
nand_1211047.v
1 // nand to get !(a & b)
2 module nand_1211047#(parameter n=4) (
3     input [n-1:0] a,b,
4     output reg [n-1:0] out
5 );
6
7 always @(*) begin//always block
8     out = !(a & b);// nanad equation
9 end
10
11 endmodule
12
```

Taskbar: 7:59 PM 2/7/2023


- **NOR**

```
nor_1211047.v
1 //nor to get equation from selection
2 module nor_1211047#(parameter n=4) (
3     input [n-1:0] a,b,
4     output reg [n-1:0] out
5 );
6
7 always @(*) begin//always block
8     out = !(a|b);//nor equation
9 end
10
11 endmodule
12
```

Taskbar: 8:01 PM 2/7/2023



- XOR




The image shows a screenshot of a Verilog code editor window titled "xor\_1211047.v". The code defines a module named "xor\_1211047" with a parameter "n=4". It takes two n-bit inputs, "a" and "b", and produces an n-bit output "out". The output is calculated as the XOR of "a" and "b".

```
1 // xor to get a ^ b
2 module xor_1211047#(parameter n=4) (
3     input [n-1:0] a,b,
4     output reg [n-1:0] out
5 );
6
7 always @(*) begin// always block
8     out = a ^ b;//xor equation
9 end
10
11 endmodule
12
```

The Windows taskbar at the bottom shows the time as 8:00 PM on 2/7/2023, with a notification badge for 6. The taskbar also includes icons for Adobe Reader, PowerPoint, Chrome, and the current application.


- NOT

```
abc not_1211047.v
1 //not to get Reverse num
2 module not_1211047#(parameter n=4) (
3     input [n-1:0] a,
4     output reg [n-1:0] out
5 );
6
7 always @(*) begin//always block
8     out = ~a;//not equation
9 end
10
11 endmodule
12
```



d) Write a structural Verilog model for your ALU designed in Part (b) using the elements you defined in Part (c)

ALU is the block that collects all of our project components, it has two n-bit inputs that the operations depend on, and one 3-bit input which determines the operation, also it has one n+2-bit output.



```
1 //ALU_Structural to designed ALU
2 module ALU_1211047 #(parameter n=4) (
3     input signed[n-1:0]x,y,
4     input [2:0]sel,
5     output signed[n+1:0]out
6 );
7 //the wairs
8 wire [n+1:0]sum,sum2,sub,multi;
9 wire [n:0]div,NAND,XOR,NOR,notX,divX,divY;
10
11 adder_1211047 (x,y,sum);//to sum first equation and save it in wire(sum)
12 dividerBy2_1211047 (sum,div);//to division first equation and save it in wire(divv) AS FINAL STEP in this equation
13
14 multiplierBy2_1211047 (sum,multi);//to multiplier the sum in second equation by to and save it in wire(multi) AS FINAL STEP in this equation
15
16 dividerBy2_1211047 (x,divX);//to divisin x by 2 in third equation and store it in (divX)
17 adder_1211047 (divX,y,sum2);//to sum third equation to y and save it in (sum2) AS FINAL STEP in this equation
18
19 dividerBy2_1211047 (y,divY);//to divisin y by 2 in forth equation and store it in (divY)
20 subtract_1211047 (x,divY,sub);//to subtract forth equation from x and save it in wire(sub) AS FINAL STEP in this equation
21
22 nand_1211047 (x,y,NAND);//the equation number 5
23 not_1211047 (x,notX);//the equation number 6
24 nor_1211047 (x,y,NOR);//the equation number 7
25 xor_1211047 (x,y,XOR);//the equation number 8
26
27
28 mux_1211047 (div,multi,sum2,sub,NAND,notX,NOR,XOR,sel,out);//mux to selecte one of inputs
29
30
31
32 endmodule
```

e) Generate the waveforms of the ALU defined in Part (d), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:

The general representation of the student ID is  $1C_2Y_2X_2C_1Y_1X_1$ , so, if your student ID is 1220520, then X, Y, and C values for the three test cases as follows:

Test	X	Y	C	O
1	$X_1 = 0$	$Y_1 = 2$	$C_1 = 5$	NOT(0)
2	$X_2 = 0$	$Y_2 = 2$	$C_2 = 2$	$((0)/2)+(2)$
3	$X_3 = -X_1$	$Y_3 = -Y_1$	$C_3 = C_2$	$((0)/2)+(-2)$

Note: If any value from the set  $\{C_2, Y_2, X_2, C_1, Y_1, X_1\}$  is 8 or 9, you need to replace it by 1

My ID number is 1211047 so,

**Test 1**  $X_1 = 7, Y_1 = 4, C_1 = 0$

out:  $(7+4)/2$


**Test 2**  $X_2 = 1, Y_2 = 1, C_2 = 2$

out:  $(1/2) + 1$


**Test 3**  $X_3 = -7, Y_3 = -4, C_3 = 2$

out:  $(-7/2) +-4$


The waveforms:



## Test1



## Test2



Test3

=====

f) Write a single behavioral Verilog module that models the designed ALU

ALU is the block that collects all of our project components, it has two n-bit inputs that the operations depend on, and one 3-bit input which determines the operation, also it has one n+2-bit output.

```
//ALU_Behavioral to designed ALU
module ALU_Behavioral_1211047 #(parameter n=4) (
    input signed[n-1:0]x,y,// sign input
    input[2:0]sel,//selection
    output reg signed[n+1:0]Result//sign output
);

always@(sel)begin
    case(sel)
        3'b000:Result=((x+y)/2);//the equation number 1
        3'b001:Result=(2*(x+y));//the equation number 2
        3'b010:Result=((x/2)+y);//the equation number 3
        3'b011:Result=(x-(y/2));//the equation number 4
        3'b100:Result=! (x&y);//the equation number 5
        3'b101:Result=~x;//the equation number 6
        3'b110:Result=! (x|y);//the equation number 7
        3'b111:Result=x^y;//the equation number 8
        default:Result=0;
    endcase
end

endmodule
```



g) Generate the waveforms of the behavioral ALU defined in Part (f), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows: The general representation of the student ID is 1C2Y2X2C1Y1X1, so, if your student ID is 1220520, then X, Y, and C values for the three test cases as follows:

Test	X	Y	C	O
1	$X_1 = 0$	$Y_1 = 2$	$C_1 = 5$	NOT(0)
2	$X_2 = 0$	$Y_2 = 2$	$C_2 = 2$	$((0)/2)+(2)$
3	$X_3 = -X_1$	$Y_3 = -Y_1$	$C_3 = C_2$	$((0)/2)+(-2)$

Note: If any value from the set  $\{C_2, Y_2, X_2, C_1, Y_1, X_1\}$  is 8 or 9, you need to replace it by 1

My ID number is **1211047** so,

**Test 1**  $X_1 = 7, Y_1 = 4, C_1 = 0$

out:  $(7+4)/2$

**Test 2**  $X_2 = 1, Y_2 = 1, C_2 = 2$


out:  $(1/2) + 1$

**Test 3**  $X_3 = -7, Y_3 = -4, C_3 = 2$


out:  $(-7/2) +-4$




The waveforms:



Test1



Test2



Test3

