

BIRZEIT UNIVERSITY

Digital Systems ENCS234 2022/2033 ALU Verilog Project

Mujahed Abuali #1211047

Dr.Ismail Khater sec.1

Problem: Modeling a Multifunction ALU

Design and implement a multifunction arithmetic and logic unit (ALU)

ALU:

An arithmetic logic unit (ALU) is a combinational digital electronic circuit that performs arithmetic and bitwise operations on integer binary numbers. This is in contrast to a floating-point unit (FPU), which operates on floating point numbers. An ALU is a fundamental building block of many types of computing circuits, including the central processing unit (CPU) of computers, FPUs, and graphics processing units (GPUs). A single CPU, FPU or GPU may contain multiple ALUs.¹

Implementation:

ALU Function Code (C)	ALU Output (O)	ALU Symbol
000	(X + Y)/2	X(p-1:0) X(p-1:0)
001	2*(X+Y)	
010	(X/2)+Y	<u>√</u> n <u>√</u> n
011	X-(Y/2)	C[2:0]
100	X NAND Y	ALU
101	NOT(X)	3/
110	X NOR Y	*
111	X XOR Y	0

- a) Specify the size of the output (O) in bits so the overflow can never occur
 - The size in the first option (X+Y)/2, it's had sum process, so You have to increase bits by one bit. However, the division process does not lead to an increase in digits. so, it's needed n+1 bits.
 - The size in the Second option 2*(X+Y), it's had sum and Multiplication process, so You have to increase bits by one bit to sum process and more one for Multiplication process.so, it's needed n+2 bits.
 - The size in the third option (X/2) +Y, it's had sum process, so You have to increase bits by one bit. However, the division process does not lead to an increase in digits. so, it's needed n+1 bits.
 - The size in the first option X-(Y/2), it's had subtracted process, so You have to increase bits by one bit. However, the division process does not lead to an increase in digits. so, it's needed n+1 bits.
 - The size for (X NAND Y), (NOT(x)), (X NOR Y), (X XOR Y), No change occurs to it. n it's still n.
 So, the overflow can never occur it's (n+2) bits.

b) Show the ALU implementation using medium-scale integration (MSI) components and minimum number of gates (i.e., in blocks with their sizes). Note that, you might use some kind of extension (sign- or zero-extension).

• Adder for sum number

Adding two numbers using adders. This function outputs one n+1-bit output(sum).



Inputs					
A	В	S			
0	0	0			
0	1	1			
1	0	1			
1	1	0			

Simulation:



• <u>Subtract</u> for subtract number

Subtracting two binary numbers using adders and xor gates that change the number to its 2's complement. This function outputs one n-bit output (sum) and one outputs.



Α	В	C.,	D	Cont
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

• Multiplier number by 2

A multiplier is a <u>combinational logic circuit</u> that we use to multiply binary digits. Just like the adder and the subtractor, a multiplier is an arithmetic combinational logic circuit. It is also known as a binary multiplier or a digital multiplier.





• **Division** number by 2

circuit to divide a digital signal by an even integer multiple is a **Johnson counter**. This is a type of shift register network that is clocked by the input signal. The last register's complemented output is fed back to the first register's input.



• <u>NAND</u>

A **NAND gate** ("not AND gate") is a logic gate that produces a low output (0) only if all its inputs are true, and high output (1) otherwise. Hence the NAND gate is the inverse of an <u>AND gate</u>, and its circuit is produced by connecting an AND gate to a <u>NOT gate</u>. Just like an AND gate, a NAND gate may have any number of input probes but only one output probe.



• <u>NOR</u>

A NOR gate ("not OR gate") is a logic gate that produces a high output (1) only if all its inputs are false, and low output (0) otherwise. Hence the NOR gate is the inverse of an <u>OR gate</u>, and its circuit is produced by connecting an OR gate to a NOT gate. Just like an OR gate, a NOR gate may have any number of input probes but only one output probe. A **NOR gate** ("not OR gate") is a logic gate that produces a high output (1) only if all its inputs are false, and low output (0) otherwise. Hence the NOR gate is the inverse of an <u>OR gate</u>, and its circuit is produced by connecting an OR gate to a NOT gate. Just like an OR gate, a Hence the NOR gate is the inverse of an <u>OR gate</u>, and its circuit is produced by connecting an OR gate to a NOT gate. Just like an OR gate, a NOR gate may have any number of input probes but only one output probe.



Inp	uts	Output
А	В	$X = \overline{A + B}$
0	0	1
0	1	0
1	0	0
1	1	0

• <u>XOR</u>

The **XOR gate** stands for the Exclusive-OR gate. This gate is a special type of gate used in different types of computational **circuits**. The **XOR gate** stands for the Exclusive-OR gate. This gate is a special type of gate used in different types of computational **circuits**.



Α	В	OUT
1	0	1
1	1	0
1	0	0
1	1	0

• <u>MUX</u>

The multiplexer is a combinational logic circuit designed to switch one of several input lines to a single common output line. Has six 8-bit inputs, one 3-bit input, and two 1-bit inputs, and has one 8-bit output. The output has value same as one of the 8-bit or 1-bit inputs depending on the selection input (the 3-bit input).



• Design



٠

c) Write behavioral Verilog modules for your elements you defined in Part (b). Be noted that the size of every element you define should be parameterized, so that you can vary the design during the testing phase.

• <u>Adder</u>



<u>Subtract</u>



• <u>Mux</u>



• NAND



• <u>NOR</u>



• XOR



• NOT

🌵 not_1211047.v



d) Write a structural Verilog model for your ALU designed in Part (b) using the elements you defined in Part (c)

ALU is the block that collects all of our project components, it has two n-bit inputs that the operations depend on, and one 3-bit input which determines the operation, also it has one n+2-bit output.



e) Generate the waveforms of the ALU defined in Part (d), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:
The general representation of the student ID is 1C2Y2X2C1Y1X1, so, if your student ID is 1220520, then X, Y, and C values for the three test cases as follows:

Test	Χ	Y	С	0
1	$X_1 = 0$	$Y_1 = 2$	$C_1 = 5$	NOT(0)
2	$X_2 = 0$	$Y_2 = 2$	$C_2 = 2$	((0)/2)+(2)
3	$X_3 = -X_1$	$Y_3 = -Y_1$	$C_3 = C_2$	((0)/2)+(-2)
hom th	a not (C.)	V. V. C. V	V. V.) :.	and wow no

Note: If any value from the set {C₂, Y₂, X₂, C₁, Y₁, X₁} is 8 or 9, you need to replace it by 1

My ID number is **<u>1211047</u>** so,

- <u>**Test 1**</u> X1 =7, Y1 =4, C1 =0 out: (7
- **Test 2** X2 =1, Y2 =1, C2 =2

Test 3 X3 =-7, Y3 =-4, C3 =2

- out: (7+4)/2
- out: (1/2) +1
- out: (-7/2) +-4

The waveforms:

Master T	ime Bar: 25.	25 ns	Pointer	2.58 ns	Interval: -2	2.67 ns	Start:	End:	
	Name	Value 25.25	0 ps	1.696 ns	3.392 ns		5.088 ns	6.784 ns	s 8.48 ns
 0 1 2 3 4 	out out[5] out[4] out[3] out[2]	A [A A A A				[5]			
 	out[1] → out[0] sel x y	A U S S				0 7 4			
	Critical Warning	Fro	A Suppressed). Flag /					
								- - -	T:17 PM

Test1

Simu	ulation W	laveforms								
Simu	ulation mo	de: Functional	A CONTRACTOR							A
R	Master T	ime Bar:	25.25 ns	 Image: Point 	iter: 360 ps	Interval: -24.	.89 ns Start:	:	End	
Α			Valu	0 ps	1.696 ns	3.392 ns	5.08	8 ns	6.784 n	s 8.48 n
Æ		Name	25.25	4						
±,	@ 0	🖃 out	A				[1]			
	@ 1	v	.t[5] A							
<i>4</i> 4		-00	.t[4] A	(
M	3	out	t[3] A	<u> </u>						
-			t[2] A 1 +[1] A	<u> </u>						
00,	@6	Lou	ut[0] A	—						
	₫¥7	+ se	U				2			
Z+	11	±×	S				1			
	■ ¥16	. ⊞ y	S	<u> </u>			1			
				—						
			NI							7:20 PM
					Q 💾		^ 🍋 🔽 🖪	ENG	ᄕᆆᅋᄵ	2/7/2023 ⁸



Test3

f) Write a single behavioral Verilog module that models the designed ALU

ALU is the block that collects all of our project components, it has two n-bit inputs that the operations depend on, and one 3-bit input which determines the operation, also it has one n+2-bit output.

```
//ALU Behavioral to designed ALU
     module ALU Behavioral 1211047 #(parameter n=4)(
     input signed[n-1:0]x,y,// sign input
     input[2:0]sel,//selection
     output reg signed[n+1:0]Result//sign output
 );
always@(sel)begin
case(sel)
     3'b000:Result=((x+y)/2);//the equation number 1
     3'b001:Result=(2*(x+v));//the equation number 2
     3'b010:Result=((x/2)+y);//the equation number 3
     3'b011:Result=(x-(y/2));//the equation number 4
     3'bl00:Result=!(x&y);//the equation number 5
     3'bl01:Result=~x;//the equation number 6
     3'b110:Result=!(x|y);//the equation number 7
     3'blll:Result=x^y;//the equation number 8
     default:Result=0;
     endcase
     end
 endmodule
                                               🔨 🔂 🙀 💁 ENG 🖵 🕼 🐌
                                                                           2/7/2023
```

g) Generate the waveforms of the behavioral ALU defined in Part (f), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows: The general representation of the student ID is 1C2Y2X2C1Y1X1, so, if your student ID is 1220520, then X, Y, and C values for the three test cases as follows:

	Test	Х	Y	С	0
	1	$X_1 = 0$	$Y_1 = 2$	$C_1 = 5$	NOT(0)
	2	$X_2 = 0$	$Y_2 = 2$	$C_2 = 2$	((0)/2)+(2)
	3	$X_3 = -X_1$	$Y_3 = -Y_1$	$C_3 = C_2$	((0) /2)+(-2)
Note: If any value f	rom th	e set {C2, Y	Y_2, X_2, C_1, Y_2	Y_1, X_1 is 8	8 or 9, vou ne

My ID number is <u>1211047</u> so,

Test 1X1 =7, Y1 =4, C1 =0out: (7+4)/2Test 2X2 =1, Y2 =1, C2 =2out: (1/2) +1Test 3X3 =-7, Y3 =-4, C3 =2out: (-7/2) +-4

The waveforms:



Test1



Test2



Test3

