



# ENCS2340

Project Report  
1st semester 22/23

Instructor: Dr. Anjad Badran

Prepared by: Obayda Sarraj


ID: 1211128

## Table of contents

<b>Introduction</b> .....	2
Specifying output's bits .....	3
ALU Implementation .....	5
Used components .....	6
Full Adder .....	6
Right Shifter .....	7
Left Shifter .....	8
Subtractor.....	9
Bitwise XOR .....	10
Bitwise NAND .....	11
Bitwise NOR .....	12
Bitwise NOT .....	13
MUX 8-1 .....	14
ALU(Structural) .....	15
Code .....	15
Tests .....	16
ALU (Behavioral) .....	18
Code .....	18
Tests .....	19

# Introduction

**Arithmetic Logic Unit (ALU)** : is a combinational digital circuit that performs arithmetic and bitwise operations on integer binary numbers. This is in contrast to a floating-point unit (FPU), which operates on floating point numbers. An ALU is a fundamental building block of many types of computing circuits, including the central processing unit (CPU) of computers, FPUs, and graphics processing units (GPUs). A single CPU, FPU or GPU may contain multiple ALUs.



a) Specify the size of the output (**O**) in bits so the overflow can never occur.

The ALU process two types of operations:

**1- Logic operations** the size of output stays the same of the input because there is no overflow in **all** logic operations , because every one bit from X&Y are return one bit as a result .

100	<b>X NAND Y</b>
101	<b>NOT(X)</b>
110	<b>X NOR Y</b>
111	<b>X XOR Y</b>

Example for the **NOR** gate (Assume n=4 , X=10 , Y=8 , O=output):

$$\begin{array}{rcccc}
 X: & 1 & 0 & 1 & 0 \\
 Y: & 1 & 0 & 0 & 0 \\
 \hline
 O: & 0 & 1 & 0 & 1
 \end{array}$$

Notice that there is no overflow.

**2- Arithmetic operations** , there is an overflow and the output size increase as follows:

<b>ALU Function Code (C)</b>	<b>ALU Output (O)</b>
000	<b>(X+Y)/2</b>
001	<b>2*(X+Y)</b>
010	<b>(X/2)+Y</b>
011	<b>X-(Y/2)</b>

-If we sum two inputs we need an other bit(digit) for an overflow (as in case 1,2,3)

Example (Assume n=4 , X=10 , Y=8):

$$X+Y = 10+8$$

$$\begin{array}{rcccc}
 X: & 1 & 0 & 1 & 0 \\
 Y: & 1 & 0 & 0 & 0 & + \\
 \hline
 O: & \mathbf{1} & 0 & 0 & 1 & 0
 \end{array}$$

-If we multiply the inputs by 2 we need an other bit(digit) for an overflow (as in case 2)

Example (Assume  $n=4$  ,  $X=6$ ):

$$6*2 = 12$$

$$\begin{array}{rcccc} & X: & 0 & 1 & 1 & 0 \\ \Rightarrow & O: & 0 & 1 & 1 & 0 & \mathbf{0} \end{array}$$

-If we subtract two inputs we need an other bit(digit) for an overflow (as in case 4)

Example (Assume  $n=3$  ,  $X=-6$  ,  $Y=-4$ ):

$$X-Y = -6-4$$

$$\begin{array}{rcccc} & \text{2's comp X :} & \mathbf{0} & 0 & 1 & 0 \\ & \text{2's comp Y :} & \mathbf{0} & 1 & 0 & 0 & + \\ \hline & & 0 & 1 & 1 & 0 \\ O: & & \mathbf{1} & 0 & 1 & 0 \end{array}$$

-If we divide two inputs we do not need an other bit(digit) for an overflow (as in case 1,3,4)

With looking at the table the size of output will be :

$$\text{Case: } (X+Y)/2 \rightarrow \mathbf{n+1}$$

$$\text{Case: } 2*(X+Y) \rightarrow \mathbf{n+2}$$


$$\text{Case: } (X/2)+Y \rightarrow \mathbf{n+1}$$

$$\text{Case: } X-(Y/2) \rightarrow \mathbf{n+1}$$


Hence , the answer is :  **$n+2$**

b) Show the ALU implementation using medium-scale integration (MSI) components and minimum number of gates (i.e. in blocks with their sizes). Note that, you might use some kind of extension (sign or zero-extension).

**With details**



**Without details**




c) Write behavioral Verilog modules for your elements you defined in Part (b). Be noted that the size of every element you define should be **parameterized**, so that you can vary the design during the testing phase.

## Full Adder :

```
module FullAdder_1211128 #(parameter n = 4)/*parameterization*/ (a, b, sum);  
  
input signed [n-1:0] a, b;          //declaring inputs  
output reg signed [n:0] sum;       //declaring outputs  
  
always @ (a, b)  
begin  
    sum = a + b;                   //addition operation  
end  
  
endmodule
```


## Simulation :



## Right shifter :

```
module R_Shifter_1211128 #(parameter n = 4)/*parameterization*/ (a, z);  
  
input signed [n-1:0] a ;           //declaring inputs  
output reg signed [n+1:0]z;       //declaring outputs  
  
always@ (a)  
begin  
    z = a >> 1 ;                 //dividing(shifting) operation  
end  
  
endmodule
```

## Simulation :






## Left shifter :

```
module L_Shifter_1211128 #(parameter n = 4)/*parameterization*/ (a, z);  
  
input signed [n-1:0] a ;           //declaring inputs  
output reg signed [n+1:0]z;       //declaring outputs  
  
always@ (a)  
begin  
    z = a << 1 ;                   //mutiplying(shifting) operation  
end  
  
endmodule
```


## Simulation :



## Subtractor :

```
module Subtractor_1211128 #(parameter n = 4)/*parameterization*/ (x,y, sum);  
  
input signed [n-1:0] x, y;          //declaring inputs  
output reg signed [n:0] sum;        //declaring outputs  
  
always @ (x,y)  
begin  
    sum = x - y ;                   //subtraction operation  
end  
  
endmodule |
```


## Simulation :



## Bitwise XOR :

```
module XOR_1211128 #(parameter n = 4) /*parameterization*/ (a,b,c) ;  
  
input [n-1:0] a,b ;           //declaring inputs  
output reg [n+1:0]c ;       //declaring outputs  
  
always@ (a,b)  
    begin  
        c = a ^ b ;         //XOR operation  
  
    end  
  
endmodule
```

## Simulation :



## Bitwise NAND :


```
module NAND_1211128 #(parameter n = 4) /*parameterization*/ (a,b,c) ;

input signed [n-1:0] a,b ;           //declaring inputs
output reg signed[n+1:0]c ;         //declaring outputs

always@ (a,b)
    begin
        c = ~(a & b) ;               //NOT AND operation
    end

endmodule
```

## Simulation:



## Bitwise NOR :


```
module NOR_1211128 #(parameter n = 4) /*parameterization*/ (a,b,c) ;

input [n-1:0] a,b ;           //declaring inputs
output reg [n+1:0]c ;       //declaring outputs

always@ (a,b)
  begin
    c = ~(a | b) ;          //NOT OR operation
  end

endmodule
```


## Simulation :



## Bitwise NOT :

```
module NOT_1211128 #(parameter n = 4) /*parameterization*/ (a,c) ;  
  
input [n-1:0] a ;           //declaring inputs  
output reg [n+1:0] c ;     //declaring outputs  
  
always@ (a)  
begin  
    c = ~(a) ;             //INVERTOR operation  
end  
  
endmodule
```

## Simulation :



## MUX 8x1 :

```

module MUX8x1_1211128 #(parameter n = 4) /*parameterization*/ (c,a0,a1,a2,a3,b0,b1,b2,b3,f) ;

input signed [n+1:0] a0,a1,a2,a3,b0,b1,b2,b3 ;           //declaring inputs
input [2:0] c ;
output reg signed [n+1:0] f ;                           //declaring outpus

always@ (c,a0,a1,a2,a3,b0,b1,b2,b3)
begin


    if (c == 'b000)                                     //Setting values of the output depending on selection
        f = a0 ;
    else if (c == 'b001)
        f = a1 ;
    else if (c == 'b010)
        f = a2 ;
    else if (c == 'b011)
        f = a3 ;
    else if (c == 'b100)
        f = b0 ;
    else if (c == 'b101)
        f = b1 ;
    else if (c == 'b110)
        f = b2 ;
    else if (c == 'b111)
        f = b3 ;

end

endmodule

```

## Simulation :



d) Write a structural Verilog model for your ALU designed in Part (b) using the elements you defined in Part (c).

## ALU structural code

```
module ALU_1211128 #(parameter n = 4) /*parameterization*/(x,y,c,o);

input signed [n-1:0] x,y ; //declaring inputs
input [2:0] c ;
wire signed [n+1:0] w0,w1,w2, res0,res1,res2,res3,res4,res5,res6,res7 ; //declaring wires
output signed [n+1:0] o ; //declaring outputs

// Substitution in the component which I created
FullAdder_1211128 XsumY(x,y,w0);
R_Shifter_1211128 Xdiv2(x,w1);
R_Shifter_1211128 Ydiv2(y,w2);

R_Shifter_1211128 RES0(w0,res0); //The result of case 1
L_Shifter_1211128 RES1(w1,res1); //The result of case 2
FullAdder_1211128 RES2(w0,y,res2); //The result of case 3
Subtractor_1211128 RES3(x,w2,res3); //The result of case 4

NAND_1211128 RES4(x,y,res4); //The result of case 5
NOT_1211128 RES5(x,res5); //The result of case 6
NOR_1211128 RES6(x,y,res6); //The result of case 7
XOR_1211128 RES7(x,y,res7); //The result of case 8

MUX8x1_1211128 (c,res0,res1,res2,res3,res4,res5,res6,res7,o); //Implement ALU by using structural solution
// Substitution the component in MUS8x1

endmodule
```




e) Generate the waveforms of the ALU defined in Part (d), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:

**Note: If any value from the set  $\{C_2, Y_2, X_2, C_1, Y_1, X_1\}$  is 8 or 9, you need to replace it by 1**


By note, my ID is 1211128  $\rightarrow$  1211121 ( $1C_2Y_2X_2C_1Y_1X_1$ )

Test	X	Y	C	Expected O
1	$X_1 = 1$	$Y_1 = 2$	$C_1 = 1$	6
2	$X_2 = 1$	$Y_2 = 1$	$C_2 = 2$	1
3	$X_3 = -X_1$	$Y_3 = -Y_1$	$C_3 = C_2$	-2


First test :



## Second test :



## Third test :



f) Write a single behavioral Verilog module that models the designed ALU.

## ALU behavioral code


```
module ALU_behav_1211128 #(parameter n = 4) /*parameterization*/(x,y,c,o);  
  
input signed [n-1:0] x,y ;           //declaring inputs  
input [2:0] c ;  
output reg signed [n+1:0] o ;       //declaring outputs  
  
always@(*)  
begin  
  
    if(c == 3'b000)                  //Implement ALU by using behavioral solution  
        o = (x+y)/2 ;  
    else if(c == 3'b001)  
        o = 2*(x+y) ;  
    else if(c == 3'b010)  
        o = (x/2)+y ;  
    else if(c == 3'b011)  
        o = x-(y/2) ;  
    else if(c == 3'b100)  
        o = ~(x&y) ;  
    else if(c == 3'b101)  
        o = ~(x) ;  
    else if(c == 3'b110)  
        o = ~(x|y) ;  
    else if(c == 3'b111)  
        o = x ^ y ;  
    else  
        o = 0 ;  
  
end  
endmodule
```

**g)** Generate the waveforms of the behavioral ALU defined in Part (e), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:


**Note: If any value from the set  $\{C_2, Y_2, X_2, C_1, Y_1, X_1\}$  is 8 or 9, you need to replace it by 1**

Test	X	Y	C	Expected O
1	$X_1 = 1$	$Y_1 = 2$	$C_1 = 1$	6
2	$X_2 = 1$	$Y_2 = 1$	$C_2 = 2$	1
3	$X_3 = -X_1$	$Y_3 = -Y_1$	$C_3 = C_2$	-2


First test :



## Second test :



## Third test :



**Thank  
you ...**