

BIRZEIT UNIVERSITY

ENCS2340

Project Report 1st semester 22/23

Instructor: Dr. Anjad Badran Prepared by: Obayda Sarraj ID: 1211128

Table of contents

Introduction

Arithmetic Logic Unit (**ALU**) **:** is a [combinational](https://en.wikipedia.org/wiki/Combinational_logic) [digital circuit](https://en.wikipedia.org/wiki/Digital_circuit) that performs [arithmetic](https://en.wikipedia.org/wiki/Arithmetic) and [bitwise operations](https://en.wikipedia.org/wiki/Bitwise_operation) on [integer](https://en.wikipedia.org/wiki/Integer) [binary numbers.](https://en.wikipedia.org/wiki/Binary_number) This is in contrast to a floating-point unit (FPU), which operates on floating point numbers. An ALU is a fundamental building block of many types of computing circuits, including the central processing unit (CPU) of computers, FPUs, and graphics processing units (GPUs). A single CPU, FPU or GPU may contain multiple ALUs.

a) Specify the size of the output (**O)** in bits so the overflow can never occur.

The ALU process two types of operations:

1- Logic operations the size of output stays the same of the input because there is no overflow in **all** logic operations , because every one bit from X&Y are return one bit as a result .

Example for the **NOR** gate (Assume n=4 , X=10 ,Y=8 ,O=output):

Notice that there is no overflow.

2- Arithmetic operations , there is an overflow and the output size increase as follows:

-If we sum two inputs we need an other bit(digit) for an overflow (as in case 1,2,3)

Example (Assume $n=4$, $X=10$, $Y=8$):

 $X+Y = 10+8$

-If we multiply the inputs by 2 we need an other bit(digit) for an overflow (as in case 2)

Example (Assume n=4, X=6):

 $6*2 = 12$

 $X: 0 1 1 0$ O : 0 1 1 0 **0**

-If we subtract two inputs we need an other bit(digit) for an overflow (as in case 4)

Example (Assume n=**3** , X=-6 ,Y=-4):

 $X-Y = -6-4$

-If we divide two inputs we do not need an other bit(digit) for an overflow (as in case 1,3,4)

With looking at the table the size of output will be :

Case: $(X+Y)/2 \rightarrow n+1$

Case: $2^*(X+Y) \rightarrow n+2$

Case: $(X/2)+Y \rightarrow n+1$

Case: $X-(Y/2) \rightarrow n+1$

Hence, the answer is : **n+2**

b) Show the ALU implementation using medium-scale integration (MSI) components and minimum number of gates (i.e. in blocks with their sizes). Note that, you might use some kind of extension (sign or zero-extension).

With details

Without details

c) Write behavioral Verilog modules for your elements you defined in Part (b). Be noted that the size of every element you define should be **parameterized**, so that you can vary the design during the testing phase.

Full Adder :

```
module FullAdder 1211128 # (parameter n = 4) /*parameterization*/ (a, b, sum);
input signed [n-1:0] a, b; //declaring inputs
output reg signed [n:0] sum;
                                 //declaring outputs
always \theta (a, b)
begin
                                 //addition operation
     sum = a + b;
end
endmodule
```


Right shifter :

```
module R_Shifter_1211128 #(parameter n = 4)/*parameterization*/ (a, z);
input signed [n-1:0] a ; //declaring inputs<br>output reg signed [n+1:0]z; //declaring outputs
always@ (a)
begin
     z = a \gg 1;
                                      //dividing(shifting) operation
end
```
endmodule

Left shifter :

```
module L_Shifter_1211128 #(parameter n = 4)/*parameterization*/ (a, z);
input signed [n-1:0] a ; //declaring inputs<br>output reg signed [n+1:0]z; //declaring outputs
always@ (a)
begin
                                       //mutiplying(shifting) operation
    z = a \ll 1;
end
```
endmodule

Subtractor

module Subtractor 1211128 # (parameter $n = 4$) /*parameterization*/ (x, y, sum); //declaring inputs
a: //declaring outputs input signed $[n-1:0]$ x, y; output reg signed [n:0] sum; always \mathfrak{e} (x, y) begin //subtraction operation $sum = x - y$; end endmodule

Bitwise XOR :

```
module XOR_1211128 #(parameter n = 4) /*parameterization*/ (a,b,c) ;
input [n-1:0] a,b ; //declaring inputs<br>output reg [n+1:0]c ; //declaring outputs
always@ (a,b)
    begin
       C = a \wedge b; //XOR operation
    end
endmodule
```


Bitwise NAND :

```
module NAND_1211128 #(parameter n = 4) /*parameterization*/ (a,b,c) ;
input signed [n-1:0] a,b ; <br> //\text{ declaring inputs}<br> output reg signed[n+1:0]c ; //declaring outputs
always( a, b)begin
         c = \sim (a \& b) ; //NOT AND operation
    end
```
endmodule

Bitwise NOR :

```
module NOR 1211128 # (parameter n = 4) /*parameterization*/ (a,b,c) ;
input [n-1:0] a,b ; //declaring inputs<br>output reg [n+1:0]c ; //declaring outputs
always( a, b )begin
       c = \sim (a \mid b) ; //NOT OR operation
    end
```
endmodule

Bitwise NOT :

```
module NOT 1211128 # (parameter n = 4) /*parameterization*/ (a,c) ;
input [n-1:0] a ; //declaring inputs<br>output reg [n+1:0]c ; //declaring outputs
always@ (a)
    begin
       c = \sim(a) ; //INVERTOR operation
    end
endmodule
```


MUX 8x1:

module MUX8x1_1211128 #(parameter $n = 4$) /*parameterization*/ (c,a0,a1,a2,a3,b0,b1,b2,b3,f) ;

d) Write a structural Verilog model for your ALU designed in Part (b) using the elements you defined in Part (c).

ALU structural code

module ALU 1211128 # (parameter $n = 4$) /*parameterization*/(x,y,c,o);

input signed $[n-1:0]$ x, y ; //declaring inputs input $[2:0]$ c; wire signed [n+1:0] w0,w1,w2, res0,res1,res2,res3,res4,res5,res6,res7 ; //declaring wires output signed [n+1:0]o ; //declaring outputs // Substitution in the component which I creadted FullAdder_1211128 XsumY(x, y, w0); R_Shifter_1211128 xdiv2(x,w1);
R_Shifter_1211128 xdiv2(y,w2); R Shifter 1211128 RES0(W0, res0); //The result of case 1 R_Shifter_1211128 RESO(w0, res0); //The result of case 1
L_Shifter_1211128 RES1(w1, res1); //The result of case 2
FullAdder_1211128 RES2(w0, y, res2); //The result of case 3 Subtractor 1211128 RES3(x, w2, res3); //The result of case 4 NAND_1211128 RES4(x, y, res4); //The result of case 5 NOT 1211128 RES5(x, res5); //The result of case 6 $NOR_1211128 RES6(x, y, res6);$ //The result of case 7 XOR_1211128 RES7(x, y, res7); //The result of case 8 //Implement ALU by useing structural solution MUX8x1_1211128 (c,res0,res1,res2,res3,res4,res5,res6,res7,o); // Substitution the component in MUS8x1

endmodule

e) Generate the waveforms of the ALU defined in Part (d), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:

Note: If any value from the set $\{C_{2}, Y_{2}, X_{2}, C_{1}, Y_{1}, X_{1}\}$ **is 8 or 9, you need to replace it by 1**

By note, my ID is 1211128 \rightarrow 1211121 (1C₂Y₂X₂C₁Y₁X₁)

First test :

Second test :

Third test :

17 | P a g e

f) Write a single behavioral Verilog module that models the designed ALU.

ALU behavioral code

```
module ALU_behav_1211128 #(parameter n = 4) /*parameterization*/(x, y, c, o);
input signed [n-1:0] x, y;
                                     //declaring inputs
input [2:0] c;
output reg signed [n+1:0] o ; //declaring outputs
always(<sup>*</sup>)
begin
    if (c == 3' b000)//Implement ALU by useing behavioral solution
       o = (x+y)/2;else if (c == 3' b001)o = 2*(x+y);else if (c == 3' b010)o = (x/2) + y;
    else if (c == 3'b011)o = x - (y/2);
    else if (c == 3' b100)o = \sim (x \& y);
    else if (c == 3'b101)o = \sim (x);
    else if (c == 3' b110)o = \sim (x | y);
    else if (c == 3'b111)o = x \land y ;else
       o = 0;end
endmodule
```
g) Generate the waveforms of the behavioral ALU defined in Part (e), assumes that X and Y are 4-bits and their values based on your student ID should be set as follows:

Note: If any value from the set $\{C_{2}, Y_{2}, X_{2}, C_{1}, Y_{1}, X_{1}\}$ is 8 or 9, you need to replace it by 1

First test :

Second test :

Third test :

Thank you ...