



BIRZEIT UNIVERSITY

ANSWER BOOKLET


Student: <u>Digital</u> Number <u>11</u>
Course: Department: _____ Number: _____ Division: <u>"ch5"</u> Instructor: _____
Date: _____ Day Month Year

For Instructor's Use

Question	Grade
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
<b>Total</b>	

## \* Synchronous Sequential Logic

### ⑥ Sequential Circuit



- in combinational circuits, the outputs are entirely dependent on the current inputs.

- in sequential circuits, the outputs are function of the current inputs and the present state of the memory element (feedback.)

- also the next state of the storage element is a function of the external inputs and current state.

\* Two main types of sequential circuits (the classification depends on the timing of their signals).

1) Synchronous sequential circuits: the behaviour can be defined from the knowledge of its signals at discrete instants of time.

2) asynchronous sequential circuit: depends upon the input signals at any instant of time and the order of the inputs.


### ⑥ clocked sequential Circuits



## ⑦ LATCHES

- Basic circuits from which all flip-flops are constructed
- Flip-flop ~~is~~ <sup>is</sup> ~~the~~ <sup>the</sup> storage element used in clocked sequential circuit. A flip-flop is able to store one bit of information.
- The major differences among various types of flip-flops <sup>(latches)</sup> are in the number of inputs they possess and in the manner in which inputs affect the binary state.


⑧ SR Latch (Set - Reset) Latch, using Complementary gates



(Stable state)

S	R	Q	Q'	
1	0	1	0	(set state)
0	0	1	0	after S=1, R=0
0	1	0	1	
0	0	0	1	after S=0, R=1
1	1	0	0	(undefined state or Indeterminate).


## ④ SR Latch using Couple Nand gates:-



(Sometimes referred as  $S'-R'$  latch)

because  $S=0$  sets  $Q=1$   
 $R=0$  resets  $Q=0$


## ④ SR Latch with Control Input



C	S	R	Next state
0	X	X	No change
1	0	0	No change
1	0	1	$Q=0$ (Reset)
1	1	0	$Q=1$ (Set)
1	1	1	undefined


## ⊛ D-Latch

one way to eliminate the undesirable condition of the undefined state is SR latch is to ensure that inputs S and R are never equal to 1




C	D	Next state of Q
0	X	No change
1	0	$Q = 0$ (Reset)
1	1	$Q = 1$ (Set)


(transparent latch = D latch)



NOR  
SR



NAND  
 $\overline{SR}$



D

## ⊗ Flip-Flops:

- Latch without control input, always respond to the change in the inputs.

- ~~both~~ Latch with control input, responds to the change of inputs (eg S & R) only when the control is in the positive level



- unpredictable situation may occur since the state of the latches may keep changing for as long as the clock pulse stays in the active level.

⇒ Flip flop circuits are constructed in such a way as to make them operate properly when they are connected to a sequential circuit that employs a common clock.




positive-edge response (+ve edge trigger)




Negative-edge response (-ve edge trigger)

④ Master-Slave D-FF




 +ve Edge Triggered

⑤ D-type +ve-Edge-Triggered FF.



+ve-Edge Triggered  
Symbol



-ve-Edge Triggered  
Symbol

# Types of FF


① SR

S	R	Q	Q'
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	undefined	

⇒ S R Q(t+1) <sup>Next state</sup>

0	0	Q(t)
0	1	0
1	0	1
1	1	<u>Undefined</u>

← Characteristic Table



② ~~D FF~~

⇒

S	R	Q(t)	Q(t+1)
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	0
1	0	0	1
1	0	1	1
1	1	0	X
1	1	1	X



### ③ JK FF

J	K	$Q(t+1)$	
0	0	$Q(t)$	Same as SR FF
0	1	0	1, 1, 1, FF
1	0	1	1, 1, 1, 1
1	1	$Q'(t)$	New feature

↓

J	K	$Q(t)$	$Q(t+1)$	S	R	D
0	0	0	0	0	X	0
0	0	1	1	X	0	1
0	1	0	0	0	X	0
0	1	1	0	0	1	0
1	0	0	1	1	0	1
1	0	1	1	X	0	1
1	1	0	1	1	0	1
1	1	1	0	0	1	0

- implement JK using SR FF

JK	$Q$	1
00	X	X
01	X	0
10	1	X
11	1	0


$$S = JQ'$$

$$R = J'K + JKQ$$

JK	$Q$	1
00		0
01		
10	1	1
11	1	0

$$D = JQ' + K'Q$$






$$D = JQ' + K'Q$$

characteristic equation

$$Q(t+1) = JQ' + K'Q$$



### ④ Toggle FF (T-FF)


T	$Q(t+1)$	
0	$Q(t)$	(characteristic)
1	$Q'(t)$	


$\Rightarrow$

T	$Q(t)$	$Q(t+1)$	D
0	0	0	0
0	1	1	1
1	0	1	1
1	1	0	0


T \ Q	0	1
0	0	1
1	1	0

$$D = TQ' + T'Q = T \oplus Q$$





(derive this)




characteristic equation

$$Q(t+1) = T \oplus Q$$

### \* Asynchronous Inputs of Flip-Flops (direct input)

- Some FF have asynchronous inputs that are used to force the flip-flop to a particular state independent of the clock. (Initial state of the FF is unknown ??). When powered is turned on.
- input that sets flip-flop to 1 is preset or direct set
- input that reset flip-flop to 0 is called clear or direct reset)

### \* D-FF with direct reset (clear)



\*

## \* HDL for sequential Circuits:

### \* Behavioural Modelling

\* Two kinds of behavioral statements in Verilog HDL: initial and always

- initial: executes once beginning at time = 0
- always: executes repeatedly until the simulation terminate.

## \* generation of clock for simulation

①

```
initial
```

```
begin
```

```
clock = 1'b0; // clock is a variable name
```

```
repeat (30)
```

```
#10 clock = ~clock;
```

```
end
```

② initial

```
begin
```

```
clock = 1'b0;
```

```
#300 $finish;
```

```
end
```

```
always
```

```
#10 clock = ~clock;
```

\*

⊛ always @ (event control expression)  
procedural assignments

⊛ two kinds of events

① level sensitive events (mainly in combinational circuits)  
always @ (A or B or select)

② Edge-triggered events

Two keywords: posedge and negedge

always @(posedge clock or negedge reset)

⊛ A procedural assignment is an assignment within an initial or always statement.

⊛ Description of D-Latch with control input

```
module D-Latch (Q, D, Control);
```

```
output Q;
```

```
input D, Control;
```

```
reg Q;
```

```
always @ (Control or D)
```

```
if (Control == 1) Q = D;
```

```
endmodule
```

\*

⊗ D flip flop

```
module D-FF (Q, D, CLK);  
    output Q;  
    input D, CLK;  
    reg Q;  
    always @ (posedge CLK)  
        Q = D;  
endmodule
```

⊗ Functional Description of JK Flip-flop

```
module JK-FF (J, K, CLK, Q, Qnot);
```

```
    output Q, Qnot;
```

```
    input J, K, CLK;
```

```
    reg Q;
```

```
    assign Qnot = ~Q;
```

```
    always @ (posedge CLK)
```

```
        case ({J, K})
```

```
            2'b00 : Q = Q;
```

```
            2'b01 : Q = 1'b0;
```

```
            2'b10 : Q = 1'b1;
```

```
            2'b11 : Q = ~Q;
```

```
        endcase
```

```
    endmodule
```

### ⊛ Functional Description of T-FF

```
module T_FF (T, CLK, Q, Qnot)
  output Q, Qnot;
  input T, CLK;
  reg Q;
  assign Qnot = ~Q;
  always @(posedge CLK)
if (T == 0) Q = Q;
  if (T == 1) Q = ~Q;
endmodule
```

### ⊛ Analysis of Clocked Sequential Circuits:

⊛ 3 important things in the analysis of sequential circuits: state equation, state table and state diagram.

- if you know one of these 3 things  $\Rightarrow$  you can derive the others.

① State equation (or transition equation): specifies the next state as a function of the present state and inputs.

Ex.

Figure 5-15

- since the D input of a flip-flop determines the value of the next state  $\Rightarrow$

$$A(t+1) = A(t)x(t) + B(t)x(t)$$

$$B(t+1) = A'(t)x(t)$$

or for simplicity:

$$A(t+1) = Ax + Bx$$

$$B(t+1) = A'x$$

} next state

and the output

$$\del{y(t)} \quad y = (A+B)x' \quad (\text{no clock})$$

### ⊗ State table (or transition table)

- specifies the time sequence of inputs, outputs and flip-flop states.

- The table consists of four sections labeled present state, input, next state, and output

