

## Computer Organization and architecture (ENCS238) Midterm Exam

Spring semester 2014/2015		Date: 26/3/2015
Instructors: Dr. Abualsoud Hanani		
Dr. Hanna Bullata		Time allowed: 90 minutes
Name:	Key	ID:
⇒ Circle your section: sec 1 (SMW 9-1	0), Sec 2 (SMW 11-12	2), Sec 3 (SMW 12-1)

## **Instructions:**

- You have 90 minutes (1.5 hours), budget your time carefully!
- Turn off your mobile.
- To make sure you receive credit, please write clearly and show your work.

Question	Maximum	Mark	ABET SO
1	16		
2	12		A
3	10		С
4	16		A
5	6		E
Total	60		

## Question 1 (15 marks)

- 1. Virtually all computer designs are based on the von Neumann architecture. A high level view of this architecture has the following three components:
  - (A) Buses, memory, input/output controllers
- (B) Hard disks, floppy disks, and the CPU
- (C) Memory, the CPU, and printers
- (D) memory, input/output modules, and the CPU
- 2. Which of the following languages a program is written in can be executed by a CPU directly?
  - (A) C

(B) C++

(C) Assembly

- (D) Machine language
- (E) None of the above
- 3. When perform  $(10000111)_2$   $(11001000)_2$ , how will the Condition Code bits be set.

(A) CF=0, OF=0

**(B)** CF=1, OF=0

**(C)** CF=0, OF=1

(D) CF=1, OF=1

, ,			
	(/	omputers use addressing mode to  A) Giving programming versatilite  or loop control	echniques for  y to the user by providing facilities as pointers to memory counters
	(I	B) Reducing number of bits in the	field of instruction
	((	C) Specifying rules for modifying	or interpreting address field of the instruction
	(I	All the above	
		IEEE 754 single precision, the mapproximately):	aximum absolute number that can be represented is
	P	3.4x10^38 C) 1x2^127	(B) 2x2^128 (D) 2x10^34
	6. A	Stack-organized Computer uses	instruction of
	(A	) Indirect addressing	(B) Two-addressing
	O	Zero addressing	(D) Index addressing
	(A (C	MB (one Mega Bytes) is a) 10^6 bytes b) 10^20 bytes c) None of the above	(B) 2^30 bytes 2^20 bytes
		he operation executed on data sto ) Macro-operation	ored in registers is called  (B) Micro-operation
	(C	) Bit-operation	(D) Byte-operation
	re	egister set or in the external main	•
	CA	Data transfer instructions.	(B) Program control instructions.
	(C	) Input-output instructions.	(D) Logical instructions.
	me	emory address if smallest address	· · · · · · · · · · · · · · · · · · ·
	•	) 13 ) 10	(B) 12 (D) 5
	(A (C	ograms are transferred into the C ) Keyboard ) Hard drives ) None of the above	PU for execution directly from (B) Cache (D) Main memory
	(P%)	ere is no underflow in integer cal True	culations. (B) False
		SC machines provide the program A) True	nmer with fewer instructions than RISC machine.  (B) False

14.	Every bit in (A) True	the memory of a	computer has	an address False		
15.	What is the 1 (A) 2 <sup>11</sup>	most positive val (B) 2 <sup>11</sup> – 1	ue that can be (C) 2 <sup>10</sup>	stored using 10-bit unsig	ned binary re (E) 2 <sup>9</sup>	epresentation? (F) 2 <sup>9</sup> -1
£	C) Five 4x1 n	multiplexers	Е	We need to implement a 3) Eight 4x1 multiplexers 3) Eight 2x4 decoders	shared 8-bit	data bus. We need:

1 2 3 4	5 - 8	7	148	9 🗱 - 10 🕫	114	12	<b>113</b> %	14	* 15%	16
	AC			A B			13	B	D	A

## Question 2 (12 points)

a) Use Booth's algorithm to find the result of multiplying (8) by (-5). Clearly show all steps and verify your final answer. [10pts]

Nees amin. of 5 bits [each step 2 pts].

Visibilities visibilities and a second control of the second contr	Printed Control of the Control of th			
A A	0	Q-1	M	Comments
00000	01000	6	1/011	Initial values
0000	20100	2	11011	SAR
60000	-00010	ے_	11011	SAR Z
2000	20001		11211	SAR 3
00101	0000		1 101)	54h)
20010	10000	1,	1 1011	SAR (
	10000		(101)	ADD
TI I D	110001	-0	1011	5An (5
Result				
12-3000	=-40			
	<u> </u>			

b) How many addition and how mar multiply a number X by the multiplie	ny subtraction operations are needed when using Booth's algorithm to er "00110110100" [2pts]
Number of Addition Operations:	
Number of Subtraction Operations: _	

Question 3 (10 points)

A Digital computer has a memory unit with 32 bits per word (memory element). The instruction set consists of 260 different operations. All instructions have an operation code part (opcode) and an address part (allowing for only one address). Each instruction is stored in one word of memory.

a) How many bits are needed for the opcode?

(2.5)

b) How many bits are left for the address part of the instruction?

c) What is the maximum allowable size for memory that can be accessed directly?

$$2^3 W = 2^3 \times 4$$
 by  $1 = 2^3 \times 4$  by  $1 = 3^2 \times 4$  by  $1 = 3 \times 4$  by  $1$ 

d) What is the largest signed binary number that can be accommodated in one word of memory?

Question 4 (16 points):

a) Consider a 16-bit floating-point format given in Figure below: [8pts]

Sign=1bit | Exponent=7bits | Significant=Qbits

Let x = (AB12)H is floating-point number, expressed in hexadecimal. Find the representation of x in 16-bit format given above (show how the floating point calculations are performed step by step).


 $S = \frac{5}{2} - 1 = 63$ em= 43-63 = -20

b) Show the value represented by 10101100 (binary) if it is [8pts]

(a) Sign magnitude



(d) Biased (Excess)




(10101100)2=172

Value = 172-127 = 45


Question 5 (6 points)

It is required to design a 4-bit ALU that can perform the operations specified in the following table. This ALU has the interface specified to the right.

Operation	Function
00	Logical Shift left
01	AND
10	ADD



a) Design a one-bit ALU slice that performs these three operations. Use full adder, multiplexer, and basic logic gates as your building blocks. [4pts]



b) Connect four slices to get the required 4-bit ALU. [2pts]

