


ENGG5533  
Advanced Systems Digital Design  
Dr. Abdollahi  
Sec: I  
2018/2019 Abujissa  
Year - 2nd Semester  
Subjects Murrat

# Lec 1:


## Review

**EX1:** Design 4-bit comparator  
using the following 2-bit comparator.



Sol:  $X = X_3 X_2 X_1 X_0, Y = Y_3 Y_2 Y_1 Y_0$

$$F_1(X > Y) \quad F_2(X < Y) \quad F_3(X = Y)$$



least. sig

most sig.

 $g_1 \ g_2 \ g_3 \ g_4$  $\nearrow \nwarrow \swarrow$   
 $F_1 \ F_2 \ F_3$ 

0 0 0 0

0 0 0 1

0 0 1 0

0 0 1 1

0 1 0 0

0 1 0 1

0 1 1 0

0 1 1 1

1 0 0 0

1 0 0 1

1 0 1 0

1 0 1 1

1 1 0 0

1 1 0 1

1 1 1 0

1 1 1 1

x x x

x x x

x x x

x x x

x x x

0 1 0

0 1 0

0 1 0

x x x

1 0 0

1 0 0

1 0 0

x x x

0 1 0

1 0 0

0 0 1

مستحيل يكون  $\oplus$  مع بعدين مغير  $\rightarrow g_1 \text{ و } g_2$  $F_3$ 

$g_1, g_2$	...	
1	1	1
1	1	0
0	1	1

$$F_3 = g_1 g_2 g_3 g_4 \Rightarrow \text{AND}$$


$F_1$	$g_1, g_2$	00	01	10	10
00		X	X	X	X
01		X			
10		X			
10		X	1	1	1

$$F_1 = \bar{g}_2 + g_1 \bar{g}_4$$


$$F_1 = 1$$

when  $g_1 = 1 \text{ & } g_2 = 0 \quad (g_1, g_2)$

or if  $g_1 = 1 \text{ & } g_2 = 1$   
 $g_3 = 1 \text{ & } g_4 = 0$



**EX2:** Design counter that counts 0, 2, 3, 6.



001 → X XX

100 → X XX

101 → X XX

111 → X XX

أكبر كوكس بالدينار


ومنك يدخل بستين دونت


Sol:

4 states  $\Rightarrow$  2 flip flops

A<sub>1</sub> A<sub>0</sub>

$\Leftarrow$  regular counter






$A_1$	$A_0$	$X$	$Y$	$Z$
0	0	0	0	0
0	1	0	1	0
1	0	0	1	1
1	1	1	1	0

مكعب مطلع ←

الديزاین اس د کلیر  
حسب الأرقام

$$x = A_1 \bar{A}_0 \quad y = A_1 + A_0 \quad z = A_1 \bar{A}_0$$



1, 3, 5, 7

لو

2 bit counter → اوبکل على least sig  
الباقي رى قبل


EX3:  $X$  is 4 bit number, design  $F = 2X + 1$

SOL:


$x_3$	$x_2$	$x_1$	$x_0$	$x_3$	$x_2$	$x_1$	$x_0$	$F_3$	$F_4$	$F_3$	$F_2$	$F_1$

غليمة كثيرة بدو وقت

Sol 2: using 4bit adder



Sol 3:



## Busses:

① Std-Logic-Vector

② as a number

declared as inout std-logic-vector

① count <= count + 1;      111      ← unsigned package

default value = U

for  $\frac{1+}{1000}$  count

② count <= count + 1;

need to check when  $count = 7 \Rightarrow$  if yes  $count = 0$   
else add one

لذا عند فتح رع يعطي لي بقى على المريض


default value = 0

on hardware: default value is a random number in both cases.

## Open ports:

لما في أوبيوس ما بدئ أشبكم وبدى أحد الباقي.

الآن لو صنوع أثره open لـ إذا أعطى  $2^3$   $\oplus$  open  $\oplus$   $2^3$  قبل بصير أعمى



يدى ۹ ساخته ۵ ۲۰۰۴ decoder

← open

bit → default value is 0.

universal exam. int generic map (gate)

universal port map (a, b, open, c, open);  
default ایور نتیجہ کو بھرے جائیں  
nand output y میں بدل دیجیں

## Generic:

delay : delay-length

entity and generic map (35 ns) port map(a,b,c)

صیر ایز ملے جاؤ ویلے  
default ۱۱:۰۰

## Assert and report statement:

cin = 0 8 bit 8 bit 2<sup>16</sup> case test-bench is not useful

process

loop x

0 → 256

loop y

0 → 256

wait until rising-edge(clk)

sr-flip flop

S = 1 R = 1 unwanted state

assert (not (S='1' and R='1')) syntax if fails

report "set and reset in the same time"

severity note;

کل وہی

severity : 1. note

2. warning ↓ بالترجمة

3. error ↓

4. failure →

توقف الـ simulation

رسالة الخطأ

طبع المسود

أزرق

أصفر

assert (myResult = actualResult)

report "unexpected result"

severity error;

block entity (ابن الكائن) بقدر الكثرة

block entity (ابن الكائن) بقدر الكثرة

begin

Generic :

adder

generic [ sum  $\leq x + y$  ;  
x n bit , y n bit , sum n+1 bit ]

$$2^{n \times n} = 2^n$$

decoder  $n \times 2^n$

d( con-integer(a) )  $\Leftarrow 1$  ;

0  $\rightarrow$  1

?

constant d-const : std-logic-vector (2\*\*n-1 down to 0)

:= (0  $\Rightarrow$  '1' , others  $\Rightarrow$  '0')

0000 0000


3\*8

a=0 d= 0000 0000

a=5 d= 0010 0000

a=7 d= 1000 0000

d  $\Leftarrow$  sht (d-constant, a);



## Loop statements

موجي جو

### — process

```

variable count : integer := 0;
begin
    loop
        :
        count := count + 1;
    infinite loop → wait until rising-edge(clk)
    end loop
    implicit declaration for i

```

— for  $i$  in 0 to 8 loop

;

end loop;

— while  $x > 2$  or  $y = 5$  loop

:

end loop

## Exit statement

if (condition) then exit;  $\rightarrow$  break  $\hookrightarrow$

if (condition) then next;  $\rightarrow$  continue  $\hookrightarrow$

## Lec 13:

CONV-STD-LOGIC-VECTOR (i, 4) و  
الرقم الانسخ  $\downarrow$   
عدد البits  $\downarrow$

Expected & con-std-logic-vector (i+j, 5)  
النتائج متساوية لـ ما يلي  $\downarrow$

الكلور حسب الـ adder  $\circlearrowleft$   
process  $\rightarrow$  ما يلي wait  $\rightarrow$  ما يلي

## Digital Integrated Circuits:

Implementation of algorithm


General purpose HW "micro processor"  
 $\rightarrow$  implementation by SW  $\xrightarrow{\text{adv}}$  flexible

2 specific circuit Hw "purpose"  
ASIC  $\rightarrow$  Application specific integrated circuits  $\xrightarrow{\text{adv}}$  speed  
 $\xrightarrow{\text{disadv.}}$  not flexible  
parallel processing طرق متعددة

Ex:	price	Quantity
item1	P <sub>1</sub>	Q <sub>1</sub>
item2	P <sub>2</sub>	Q <sub>2</sub>
item3	P <sub>3</sub>	Q <sub>3</sub>

$$\text{cost} = P_1 * Q_1 + P_2 * Q_2 + P_3 * Q_3$$

①      ②      ③  
↓  
step ④



Ⓐ **FPGA**  $\rightarrow$  speed  
flexible  
يجمع بين خصائص الطرفين  
بس ما يتغير توحذ سرعة ولستكود أقل وبرامجو مش  
field programmable gate array general ; flexible

Ⓑ **PLDs** programmable logic device


## Lec 14:

⊕ **PLD** programmable logic device



① **PROM** programmable read only memory

**Ex:**  $F(X) = X^2 + 1$ ,  $X$  is 2-bit input.



$$X = 11 \quad X^2 = 1001$$

$$+ 1 \\ \hline 1010$$

$X_1$	$X_0$	$Q_3$	$Q_2$	$Q_1$	$Q_0$
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	1
1	1	1	0	1	0


programmable ROM  
الجزء الثاني  
بعض التنشيط  
locations data

$4 \times 3 \leftarrow X_0 \cup Q_1$  be optimal طبقاً لـ ٣م يعملا ١ (٢)

$4 \times 2$  ROM يخمير  $X_0$  هي  $Q_0$  و من مطلوب يعملا optimal

Ex:  $F(X) = 2X + 3$   $X$  is 3 bit - input.


$$2 \cdot 7 + 3 = 17 \Rightarrow 5 \text{ outputs}$$



8x5

- ROM: non volatile, faster لـ ٣م يعملا ١ أسلوب Level Cache ملحوظ
- RAM: volatile وطي نوع مفهوم sectors بعض sector

## (2) PAL "programmable array logic"




$$f_1 = \Sigma$$

$$F_1 = A'B + \bar{A}BC + B'C$$

$$F_2 = AB + B'C$$

### ③ PLA (Programmable Logic Array)



2 levels are programmable  $f_1, f_2$


$$f_1 = A'B + B'C + ABC$$

$$f_2 = B'C' + A'B$$

### ④ FPGAs (Field programmable Gate Array)

- FPGAs are usually based on look-up-table LUT approach.


**Ex:** 2 input LUT will look like this



$$F = A \text{ and } B$$

A	B	F
0	0	0
0	1	0
1	0	0
1	1	1


$a$  int  $b$  int



locations ↑


SRAM  $4 \times 1 \rightarrow$  bit

a →  
b →  
address



decoder لیست کردن


Ex:  $XOR C = A \oplus B$



A	B	C
0	0	0
0	1	1
1	0	1
1	1	0

$F = a \text{ and } b \text{ and } c$

2 LUT



Ex: real example: in Altera FLEX10K


the gate logic is implemented using LUT.

The LUT is high speed  $16 \times 1$  SRAM.

$\Rightarrow$  4 inputs are used to address LUT memory.

The truth table for the desired gate network is loaded into the LUT SRAM during programming

$$F = A'B' + CD'$$




## address

## Data

a	b	c	d	f
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0

SRAM 16x1

LUT




## Lec 15:

### ⊗ Testing of Digital circuits

2 approaches for testing:

① functional testing (exhaustive testing)



② structural testing (non-exhaustive testing)

Ex: in exhaustive testing with 1 GHz speed  
of testing CPU.

⊗ if the circuit has 32 inputs

$$\Rightarrow 2^{32} \approx 4 \times 10^9 \Rightarrow \text{then we need } 4 \text{ seconds}$$

↳ test patterns  
test vectors  
combinations

⊗ if the circuit has 64 inputs

$$\Rightarrow 2^{64} \text{ test vectors} \approx 2 \times 10^{19}$$

using 1 GHz speed

$\Rightarrow$  we need  $\approx 585$  year

$$\frac{2 \times 10^{19}}{10^9} = 2 \times 10^{10} \text{ second}$$

- we assumed  $2^{30} = 10^9$


⊗ Basic Testing procedure:

Note: we always control inputs & observe the outputs,

- apply test inputs to the inputs of the circuit,

- observe the outputs and compare them with expected values.

**Ex:** Half adder



	A	B	sum	carry
	0	0	0	0
	0	1	1	0
	1	0	1	0
	1	1	0	1

Assume that sum is short-circuited with  $V_{CC}$ .

non-exhaustive  $\oplus$  مرتين أخرى كلهم لها إذا صدلي

بختار اى بين زي

فهذا يعني أشوف كل الاحتمالات

Ⓐ A B  
① sum/ $V_{CC}$  0 0

② sum/End 0 1

③ carry/ $V_{CC}$  0 0

④ carry/End 1 1

\* إذا بني أقصى ④

\* إذا بني أقصى ④



لو أخذت

2/4 يعني

4/4 يعني

### ④ Fault modelling

Most common is the single stuck at faults.


① Node is short circuited with  $V_{CC} \rightarrow$  stuck at 1 (s-a-1,sa)

② Node is short circuited with ground  $\rightarrow$  stuck at 0 (s-a-0,sa)

③ path sensitisation Method (2-Value logic)  
procedure:

For each node in the circuit:

- ① Backtrace phase: drive the node to non-fault condition.
- ② propagation phase: steer the content of the node at an output where we can observe & compare.



To test node D:

- a) Assume D is  $Sa\phi$

- ① Backtrace  $\rightarrow$  put 1 on D  
 $\rightarrow \overline{AB} = 11$

- ② propagation phase  $\rightarrow C = 1$

as a vector  $\leftarrow \overline{ABC} = 111$

if  $E=0$  faulty

if  $E=1$  not faulty

- b) Assume D is  $Sa\ell$

- ① Backtrace phase  $\rightarrow \overline{AB} = 00 \text{ or } 01 \text{ or } 10$ .

- ② propagation phase  $\rightarrow C=1 \rightarrow \overline{ABC} = 001 \text{ or } 011 \text{ or } 101$

if  $E=1$  faulty


if  $E=0$  fault-free

Fault	test vectors	$\overline{ABC}$	fault free E	Faulty E
A sat	011 *	②	0	1
B sat	101 *		0	1
C sat	110 *		0	1
D sat	001, 011, 101 *		0	1
E sat	000, 001, 010, 011, 110, 101, 110 -		0	1
A sag	111 *		1	0
B sag	111 *		1	0
C sag	111 *		1	0
D sag	111 *		1	0
E sag	111 *		1	0

4 test vectors allowed

① if vectors :  $\begin{array}{l} 000 \\ 010 \\ 001 \\ 100 \end{array}$  } 20% fault coverage

② if vectors :  $\begin{array}{l} 111 \\ 011 \\ 101 \\ 110 \end{array}$  } 100% fault coverage



B sat

• backtrace put 0 on B     $A=1$


• to propagate  $Z=0$     $Y=1$     $\overline{B}C=11$   
node w to output F

$B=1$

contradiction.

## D-Algorithm (5-Value logic)

- ① 1: normal logic 1
- ② 0: normal logic 0
- ③ X: unknown
- ④ D: represents logic 1 under fault-free condition, and 0 under faulty condition.
- ⑤  $\bar{D}$ : 0 under fault-free, 1 under faulty.




test A Sa L

→ put 0 on A  $(A = \bar{D})$

A	B	C	
0	1	0	if $f=0$ no fault

if  $f=1$  fault

Lec 16:



A B C

1 0 1 if  $F=1$  not faulty, if  $F=0$  faulty.

operation on 5-Value logic:

1 invert "NOT"  $Z = \bar{A}$

A	Z
0	1
1	0
X	X
D	D
$\bar{D}$	D

2 AND

$$Z = A \cdot B$$


A \ B	0	1	X	D	$\bar{D}$
0	0	0	0	0	0
1	0	1	X	D	$\bar{D}$
X	0	X	X	X	X
D	0	D	X	D	0
$\bar{D}$	0	$\bar{D}$	X	0	$\bar{D}$

3 OR

$$Z = A + B$$

A \ B	0	1	X	D	$\bar{D}$
0	0	1	X	D	$\bar{D}$
1	1	1	1	1	1
X	X	1	X	X	X
D	D	1	X	D	1
$\bar{D}$	$\bar{D}$	1	X	1	$\bar{D}$

Ex:



test B sa $\phi$ :

put 0 on B  $\rightarrow B = \overline{D}$   
use path  $B \times W F$

$\Rightarrow A = 1 \quad X = \overline{D} \Rightarrow W = D$

to propagate from W to f  $Z = 0 \quad Y = 1$

$$\overline{BC} = 11$$

contradiction on the value of

B  $\rightarrow$  path fails

path  $B Y Z F$  will fail "symmetry"

\* try path  $B \times W F$  &  $B Y Z F$  together

put 0 on B  $\rightarrow B = \overline{D}$

$A = 1 \rightarrow X = \overline{D} \rightarrow W = D \rightarrow F = 0$


$C = 1 \rightarrow Y = \overline{D} \rightarrow Z = D$

test vector

A B C if  $f = 1$  no fault

1 0 1  $f = 0$  faulty

Ex:



test B sa $\phi$

↳ path  $B \times F$  and  $B Y Z F$  together

put 1 on D  $\rightarrow B = D$

$A = 1 \rightarrow X = D$

$C = 1 \rightarrow Y = D \rightarrow Z = \overline{D} \rightarrow F = 1$  fail

### 2 try path Bxf

put 1 on B  $\rightarrow B=D$   
 $\rightarrow A=1 \quad X=D$

to propagate from node x to output f

$$\rightarrow Z=0 \quad Y=1 \rightarrow \overline{BC}=11$$

contradiction path fails <sup>must be 1</sup>

$\downarrow$  last case looks very  $\leq 10$

ABC

if not faulty  $B=1$

111

$X=1$

$Y=1 \quad Z=0$

$B=1$

$\Rightarrow F=1$

ABC

if faulty  $B=0 \neq$

$X=1$

$Y=0 \quad Z=1$

$B=0$

$\Rightarrow F=1$

$\downarrow$  no difference

### 3 path BYzf

put 1 on B  $\rightarrow B=D$

$$\rightarrow C=1 \rightarrow Y=D \quad Z=\overline{D}$$

to propagate from node Z to output F

$$X=0 \Rightarrow$$

$$\begin{array}{c} A \quad B \\ \hline 0 \quad 0^* \\ 0 \quad 1 \\ 1 \quad 0^* \end{array} \longrightarrow AB=01$$

ABC  
011

if not faulty

$$X=0$$

$$Y=1$$

$$Z=0$$

$$F=0$$

if faulty

$$X=0$$

$$Y=0$$

$$Z=1$$

$$F=1$$


list lot paths  $\Rightarrow$  all test vectors  $\Rightarrow$   $\oplus$   
 using test vector  $\Rightarrow$  good way

## ⊗ Fault collapsing

2 concepts

### ① fault equivalence

العم نفس العمل فيكتور faults ॥



$A \text{ sa } \emptyset$

$\begin{matrix} AB \\ // \end{matrix}$

$B \text{ sa } \emptyset$

$\begin{matrix} AB \\ // \end{matrix}$

$C \text{ sa } \emptyset$

$\begin{matrix} A \\ B \\ // \end{matrix}$



$A \text{ sa } \emptyset$

$\overline{AB} = 11$

$B \text{ sa } \emptyset$

$C \text{ sal}$



$A \text{ sal} \equiv B \text{ sal} \equiv C \text{ sal}$   $AB = 00$



$A \text{ sal} \equiv B \text{ sal} \equiv C \text{ sa } \emptyset$



$A \text{ sa } \emptyset \equiv B \text{ sal}$

$A \text{ sal} \equiv B \text{ sa } \emptyset$

### ② fault dominance

$f_1$	$f_2$
101	000
111	001
000	
001	

المسيطر هو المسيطر

$f_1$  is said to dominate  $f_2$  if the

test vectors of  $f_2$  are subset of the test vectors of  $f_1$ .


ستطع الكبیر لا ينفع واحد من المغيرات ينفع الكبیر.



A	saL	B	saL
A	B	A	B
0	1	1	0

C	saL
A	B
0	0
0	1
1	0
1	1

C saL dominates A saL  
and dominates B saL




A	saL
A	B
1	0

B	saL
A	B
0	1

C	saL
A	B
1	0
0	1
1	1

EX:



/ equivalence  
X dominance

وهي تتحقق في الحالات  
حيث لا ينفع

① exhaustive testing 8 inputs  $\rightarrow 2^8 = 256$  vectors

② using fault model 15 node \* 2 = 30

maximum 30 test vector

saL  
saO

exp.


الخطيف  $2^9 = 512$  input قيـل لـ ① مـلـيـاـتـ

Linear

$16 \times 2 = 32$  input قيـل لـ ②

③ fault collapsing  $\rightarrow$  max 15 test vectors.

## \* Boolean Difference Method



$$Z(x) = f(x_1, x_2, x_3, \dots, x_n)$$

$$\frac{dZ}{dx_i} = f(x_i=0) \oplus f(x_i=1)$$

$Z$  is sensitive to  $x_i$  when  $\frac{dZ}{dx_i} = 1$


to test if  $x_i$  is  $0$  or  $1$   $\rightarrow x_i \text{ is } 0 \text{ or } 1$

$$x_i \cdot \frac{dZ}{dx_i} = 1$$

to test if  $x_i$  is  $0$  or  $1$   $\rightarrow x_i \text{ is } 0 \text{ or } 1$

$$(x_i)' \cdot \frac{dZ}{dx_i} = 1$$

Ex:



to test node A.

$$E = f(A, B, C) = A \cdot B \cdot C$$

$$\frac{dE}{dA} = f(A=0) \oplus f(A=1)$$

$$= 0 \oplus B \cdot C = B \cdot C$$

$Z$  is sensitive to A when  $\frac{dE}{dA} = 1$

$$B \cdot C = 1 \Rightarrow \overline{B} \cdot \overline{C} = 1$$

$$A \text{ sa } \phi$$

$$A \cdot (B, C) = 1$$

$$\overline{ABC} = 111$$


$$A \text{ sa } \perp$$

$$A' \cdot (B, C) = 1$$

$$\overline{\overline{ABC}} = 011$$

## Lec 17:


Boolean Difference:



$$\frac{dz}{dx_i} = f(x_i=0) \oplus f(x_i=1)$$

$z$  is sensitive to  $x_i$  when  $\frac{dz}{dx_i} = 1$

Ex:



to test node B.

$$E = [(A+B) \cdot C]'$$

$$\frac{dE}{dB} = f(B=0) \oplus f(B=1)$$

$$= (A \cdot C)' \oplus C'$$

A	C	$(A \cdot C)'$	$C'$	$\oplus$	$\leftarrow \frac{dE}{dB}$
0	0	1	1	0	
0	1	0	1	1	
1	0	0	0	0	
1	1	0	1	1	

$E$  is sensitive to  $B$  when  $\frac{dE}{dB} = 1$

$AC$   
 $01$

$$x \oplus y = xy' + x'y$$

$$= (A \cdot C)' \cdot C + (A \cdot C)C'$$

$$= (A' + C) \cdot C$$

$$= A'C + C'C$$

$$= A'C \stackrel{??}{=} 1 \Rightarrow \overline{AC} = 01$$

test  $B$  sa  $\phi$   $B \cdot \frac{dE}{dB} = 1$


$$\overline{ABC} = 011$$

test  $B$  sat  $B' \cdot \frac{dE}{dB} = 1$

$$B' \cdot A'C = 1$$

$$\overline{ABC} = 001$$

Ex:



$$F = AB' + BC$$

$$\frac{dF}{dB} = f(B=0) \oplus f(B=1)$$
$$= A \oplus C$$

$F$  is sensitive to  $B$  when  $\frac{dF}{dB} = 1$

$$A \oplus C = 1$$

AC

0	1
1	0

B sa 0

$$B \cdot (A \oplus C) = 1$$

A B C

0	1	1
---	---	---

1	1	0
---	---	---

B sa L

$$B' \cdot (A \oplus C) = 1$$

A B C

0	0	1
---	---	---

1	0	0
---	---	---

to test node X

$$F = X + BC$$

$$\begin{aligned} \frac{dF}{dx} &= f(x=0) \oplus f(x=1) \\ &= BC \oplus 1 = (BC)' \end{aligned}$$

F is sensitive to X when  $(BC)' = 1$

BC

0	0
---	---

0	1
---	---

1	0
---	---

to test X sa 0

$$X \cdot \frac{dF}{dx} = 1$$

$$(AB') \cdot (BC)' = 1$$

A	B	C	$(AB')$	$(BC)'$	①.②	$\overline{ABC} = 100$
0	0	0	0	1	0	101
0	0	1	0	1	0	
0	1	0	0	1	0	
0	1	1	0	0	0	
1	0	0	1	1	1	
1	0	1	1	1	1	
1	1	0	0	1	0	
1	1	1	0	0	0	

$$(AB') \cdot (BC)' \stackrel{?}{=} 1$$

$$AB' \cdot (B' + C')$$

$$= AB' + AB'C'$$


$$= AB'(1+C')$$

$$= AB' \stackrel{?}{=} 1$$

$$\begin{array}{l} ABC \\ 100 \\ 10X \\ \hline 101 \end{array}$$

⊗ if  $\frac{dF}{dx} = 0$ , then the node is untestable

⊗ if  $\frac{dF}{dx} = 1$  then  $F$  is always sensitive to  $X$ .



$$F = x'$$

$$\Rightarrow \frac{dF}{dx} = f(x=0) \oplus f(x=1) = 1 \oplus 0 = 1$$



$$F = x \cdot x' = 0$$

$$\Rightarrow \frac{dF}{dx} = f(x=0) \oplus f(x=1) = 0 \oplus 0 = 0$$


### Untestable Faults

- due to redundant hardware ex②

⊗ completely untestable nodes

⊗ partially untestable nodes

### ↳ completely untestable faults



$X$  is completely untestable

$X$  sa 0 untestable

$$w = X \cdot C \cdot \bar{X}$$

$X$  sa 1 untestable


$$= 0$$

$$\frac{dw}{dx} = 0$$

$$w$$

logic 0

## 2 partially untestable faults



$$E = AB + B$$

$X$  sa 1

Backtrace

A	B
0	0
0	1
1	0

$$X = \bar{D}$$

propagation

$$B = 0$$

$\Rightarrow$  test vectors

A	B
0	0
1	0

$X$  sa 0

Backtrace

A	B
1	1
1	0

$$X = D$$

propagate

$$B = 0$$

no test vector, partially untestable.

← untestable

sab n  
sa 0 x

$$E = AB + B$$

$$E = X + B$$

$$\begin{aligned} \frac{dE}{dx} &= f(X=0) \oplus f(X=1) \\ &= B \oplus 1 = B' \end{aligned}$$

E is sensitive to X when  $B' = 1 \Rightarrow B = 0$

$$X \text{ sa } 0$$

$$X \cdot \frac{d E}{d X} \leq 1$$

$$(A \cdot B) \cdot B' \leq 1$$

$$0 = 1$$

untestable

$$X \text{ sa } 1$$

$$X' \cdot \frac{d E}{d X} = 1$$

$$(A \cdot B)' \cdot B' = 1$$

$$(A' + B') \cdot B' = 1$$

$$A' B' + B' = 1$$

$$(A' + 1) B' = 1$$

$$B' = 1$$


$$B = 0$$

test vector  $\begin{matrix} A & B \\ 0 & 0 \\ 0 & 1 \end{matrix}$




صعوبة أو زيادة مفاجئة  
في العارض وبر

في بيان أسرع فتح خط كهربائي واحد



## \* Design for testability (DFT)

أي بفتح خط التعيين عثاً وللختام.



- ① طريقة add hook
- ② في طريقة structured DFT built in ③ self test

## Lec 18:

### ④ Design For testability (DFT)


① ad Hoc DFT

② Structured DFT

③ Built-in self-test (BIST)

### ④ Ad Hoc DFT


① partitioning of system into subsystems



$f+$ : increase observability of S1

test-in: increase controllability of S2


② Breaking up long chains of sequential circuit



ادیابی لازم کل n لاین کاونتر دادا bit می خواهد  $\oplus$

التي قيمها واحداً واحداً


لو خطى على \*



16-bit counter

16-bit


$$2^{16} = 65,536 \text{ clock cycles}$$



$$2^8 = 256 \text{ clock cycle}$$

$$256 + 256 = 512 \text{ clock cycle}$$


### ③ Breaking the feedback loop



## ④ Initializing sequential circuits

لما يزدوجوا بطرق مختلفة عدد كبر كثير pins

### Structured DFT




### Scan path testing


We need scan register

① normal register



② shift register





TDI

test mode TDI

← controllability

~~TDI~~ observability ← TDO  $\leftrightarrow$  تغير النسبت صود عشان أمشوف

بسويعا نورمال صود لكلوك وصدة خلا لها بعمل رن.

ي عمل نسبت صود للريجستر بمعرف رقم 001  $\leftrightarrow$  101

بوصل بعدين برجع نورمال صود عشانه أمشوف

Ex:

$\begin{matrix} 1 \\ 1 \\ 0 \\ 1 \\ 0 \end{matrix}$

بطاع X بعدين لا بعدين Z


حسب ترتيب الأسهم

\* أول اشي يفتحه ال flip flops هرر ؛ لازم أمشوفهم ؛


لدا ؛ ؛ faulty ولدا ؛ ؛ بس مثلا معروف

عدين الغلط بالزيرط لا يوصى وحدة هناره بمحفظ بعد ها ما ثارب بواحد

## ④ Built-in Self-Test (BIST)



$\Rightarrow$  this is normal mode




$\Rightarrow$  this is test mode

problems:


1. area overhead.

2. when  $n$  bits and  $n$  is large, if we want to test 1,000,000 we need to convert


to counter,



jiggle Jlw shift reg



maximum = 64 test vector



- مبرقى مسلسل  
- خطوى

0 0 1  
1 0 0  
0 1 0

linear feed back  
register

1 0 1  
1 1 0


1 1 1  
0 1 1  
0 0 1

2<sup>n</sup> سنتين الصرف  
عثاء ضار يمكن


خطى

## Lec19:

### \* Built-In self-Test (BIST)




Test mode:




### \* Linear Feedback shift register (LFSR) as TPG

$$x^3 + x^2 + 1$$




A	B	C	
0	0	1	
1	0	0	
0	1	0	
1	0	1	
1	1	0	
1	1	1	
0	1	1	
0	0	1	

$A = B \oplus C$   
 shift [   
 $B = A$   
 $C = B$



④ LFSR  $\Rightarrow$  صيغة التصنيف



1	1	1	1
0	1	1	1
0	0	1	1
1	0	0	1
1	1	0	0

Maximal length LFSR  
Top sequence of LFSR

1	1	0
1	1	1


يعطى أحسن اثبي صواعق لـ  $x^n$  حسب عدد bits

٤ مبنية على فكرة الـ prime polynomial  $\oplus$  امثل برمي ٩ قل


$$2^n - 1$$

$$\begin{aligned} & x^3 + x^2 + 1 \leftarrow \text{برام} \\ & \Leftrightarrow x^6 + x + x^3 \leftarrow \text{برام} \\ & \quad x^3 + x + 1 \end{aligned}$$

$$\begin{array}{l} \overline{x^6 + x^3 + 1} \Rightarrow x^4 + x + 1 \\ \text{المترافق يطلع نفس العدد لكن بترتيب مختلف} \end{array}$$




## Lec 20i



LFSR:  $2^n - 1$  case, almost randomly  
نتيجة عشوائية من بالترتيب


## Signature Register

### ① single Input signature Register (SISR)




Ex: Signature analyzer is initialized to all zero state, this signature register is fed with data stream 10111 (LSB arrive first)


Find the good signature.




assume in real test the data stream is 10101



② parallel loading of signature register  
"multiple input signature register" (MISR)



$$\frac{1}{16} = \frac{1}{2^4} \leftarrow \text{good (يسعني الجيد)} \quad \text{احتمال الخطأ} \quad \text{($\otimes$)}$$



① Normal mode: normal register

Test mode: ② LFSR "TPG"


③ signature register

④ scan path register "نیخل رزی شفعت"

## BILBO (Built In logic Block observation)


3-bit BILBO  $\rightarrow$  3 registers

$A_0 \quad A_1 \quad A_2$       3 muxes  $4 \times 1$



ما يقدر أفعوه ثنيون ورا بعدهن لا نويسيهم ويعستره مشترڪ  
ما يبرهن مع بعضه بكون الو mode أو LFSR signature

# Ex: BIST Example



$$\begin{aligned}
 C_0 &= f_1 \oplus C_{20d} \\
 C_1 &= f_2 \oplus C_{20d} \\
 C_2 &= f_3 \oplus C_{20d} \\
 C_0' &= f_3 \oplus C_{10d} \\
 C_1' &= f_2 \oplus C_{10d} \\
 C_2' &= f_1 \oplus C_{10d}
 \end{aligned}$$

⊗ LFSR

⊗ signature بینهایت ایجاد کننده و قائم

$a_1, a_0, b_1, b_0 \left\{ \begin{array}{l} a=b \\ a>b \\ a<b \end{array} \right. \right\} \left\{ \begin{array}{l} f_1 \\ f_2 \\ f_3 \end{array} \right\}$

$a_1, a_0$	$b_1, b_0$	$f_1$	$f_2$	$f_3$	$C_2$	$C_1$	$C_0$
1 0	0 0	0	1	0	0	1	0
1 1	0 0	0	1	0	0	1	1
1 1	1 0	0	1	0	1	1	1
1 1	1 1	1	0	0	1	1	1
0 1	1 1	0	0	1	0	1	0
1 0	1 1	0	0	1	0	0	0
0 1	0 1	1	0	0	1	0	0
1 0	1 0	1	0	0	0	1	0
1 1	0 1	0	1	0	0	1	1
0 1	1 0	0	0	1	1	0	0
0 0	1 1	0	0	1	1	1	1
1 0	0 1	0	1	0	0	0	1
0 1	0 0	0	1	0	1	1	0
0 0	1 0	0	0	1	1	1	0
0 0	0 1	0	0	1	1	1	0
0 0	0 0	1	0	0	1	1	0

$$C_2 = C_{20} \oplus C_{10}^{(4+1)}$$

$$C_1 = C_{20} \oplus f_2 \oplus C_{10}$$

$$C_0 = f_2 \oplus C_{10}$$

con\* example  
table assume ( $a=b$ ) saφ

$a=b$	$a>b$	$a< b$	$C_2$	$C_1$	$C_0$
0	1	0	0	1	0
0	1	0	0	1	1
0	1	0	1	1	1
0	0	0	0	1	1
0	0	1	1	0	0
0	0	1	1	1	1
0	0	0	0	1	1
0	0	0	1	0	1
0	1	0	0	0	0
0	0	1	0	0	1
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	0	1	0
0	0	1	0	0	0
0	0	1	0	0	0
0	0	1	0	0	1

bad  
signature

(faulty CKT)

عدد الريسترنر يقل اصحاب الـ AND لـ OR

, faulty CKT

## Lec 21:

### \* Asynchronous sequential Logic


synchronous  $\Leftarrow$   $clk \downarrow$  نفس الـ  $clk$

why Asynchronous?

1. Less limitation on speed.

2. power saving: لما  $clk$  ينفع كل القطعات لما  $clk$  ينفع كل القطعات اللي كازم تشغيلها

بس بحسب بيرو شغل زباده على توجيه الـ data




\* circuit is stable when  $y_i = y'_i$  for all  $i=1,2,\dots$

\* Fundamental mode of operation:

Assume one input change at a time  
and only when the circuit is stable,

ماد اللي رجع نفع

## Analysis Example:



- ① feed back  
so sequential
- ② no common CLK  
so Asynchronous
- ③ 1 input
- ④ 2 excitation  $y_1, y_2$   
2 secondary  $y_1, y_2$

A  $\Rightarrow$  get excitation variable as function of inputs and secondary variables "present state"

$$Y_1 = x y_1 + \bar{x} y_2$$

$$Y_2 = x y_1' + \bar{x} y_2'$$

B  $\Rightarrow$  Next step is to plot  $Y_1$  and  $Y_2$  as a map.

$Y_1$

$y_1, y_2$	0	1
00	0	0
01	1	0
11	1	1
10	0	1

. PS بعمل الابنوت على

$$Y_1 = x y_1 + \bar{x} y_2$$

$Y_2$

$y_1, y_2$	0	1
00	0	1
01	1	1
11	1	0
10	0	0

$$Y_2 = x y_1' + \bar{x} y_2'$$

$\Leftarrow \Rightarrow$  Next step is to find the transition table and show  $Y = Y_1, Y_2$  inside each state.

$y_1, y_2$	$x$	$y_1, y_2$
00	00	01
01	11	01
11	11	10
10	00	10

system is stable  $y_1, y_2 = Y_1, Y_2$

للحظة بعدين يكمل لمن ما يوصل state  $J$   $\Leftarrow$   $\Rightarrow$   
"بعدها إذا غيرت الأيونات تغير ويكمل ...", stable state

$\Leftarrow$   $Y = y$  circuit to represent stable state.

$\Leftarrow$  total state is a combination of internal state and inputs

The previous circuit has 4 stable total states:

$$y_1, y_2, x = 000, 011, 110, 101$$

$\Leftarrow$  Analysis with flow table

Ex:

	a	b
a	c	b
b	c	b
c	c	d
d	a	d

Ex:

	00	$x_1, x_2$	01	11	10
a	a, 0	a, 0	a, 0	b, 0	
b	a, 0	a, 0	b, 1	b, 0	

2 inputs  
2 states  $\Rightarrow$  1 state  
Variable  
1 output

to change this to transition table

⇒ state assignment

assign  $a=0, b=1$


- find the equations for next state & output.

	$x_1 x_2$			
$y$	00	01	11	10
0	0	0	0	$\sqrt{1}$
1	0	0	$\sqrt{1}$	$\sqrt{1}$

	$x_1 x_2$			
$y$	00	01	11	10
0	0	0	0	0
1	0	0	1	0

$$y = x_1 y + x_1 x_2'$$

$$Z = x_1 x_2 y$$



لوكتر موسى state variable لازم أدمج قبل اعدها أعرف او

\* Race condition:

إذا ماتغير state وبدون يتغير مع بعض.

Ex:

$x$	0	1
00	01	

when we change  $x$  from 0  
to 1 while we are in total  
state  $y_1 y_2 x$   
 $00 0 \Rightarrow$  no race

Ex:

	x	0	1
y	0 0	00 → 11	
0	0 1	11	
1	1 1	11	
0	1 0	11	

$$x \\ 0 \rightarrow 1$$

Race?  $\Rightarrow$  Yes

①  $00 \rightarrow 11$

total stable state  $y_1 y_2 x = 111$

②  $00 \rightarrow 01 \rightarrow 11$

total stable state  $y_1 y_2 x = 111$

③  $00 \rightarrow 10 \rightarrow 11$

total stable state = 111

There is a race, but noncritical race.

Ex:

	x	0	1
0	0 0	00	11
1	0 1	01	
1	1 1	11	
0	1 0	11	

①  $00 \rightarrow 11$

total stable state = 111

②  $00 \rightarrow 01$

total stable state = 011

③  $00 \rightarrow 10 \rightarrow 11$


total stable state = 111

critical race

$\Rightarrow$  Critical Race.

lec 22:

Ex: unstable circuit:



$$Y = (X_1 Y)' \cdot X_2$$


$y$	$x_1 x_2$	00	01	11	10
0	0	1	1	0	0
1	0	1	0	0	0

if input = 11

state changes from 0 to 1  
and from 1 to 0  
infinitely.


## Circuits with Latches:

### SR Latch



S	R	Q	$\bar{Q}$
1	0	1	0
0	0	1	0
0	1	0	1
0	0	0	1
1	1	0	0

undefined



$y$	00	01	11	10
0	0	0	0	1
1	1	0	0	1

$$\begin{aligned} Y &= (Y + S)' + R \\ &= (Y + S) \cdot R' \\ &= SR' + R'y \end{aligned}$$


usually S and R should not be 1 on  
the same time  $\Rightarrow SR = 0$

$$\begin{aligned}
 Y &= SR' + R'y + 0 \\
 &= SR' + S\cancel{R} + \cancel{R}'y \\
 &\leq S(R' + R) + R'y \\
 &= S + R'y
 \end{aligned}$$

ملاحظة:  $S = 0$  يعطى  $Y = 0$

Excitation function of SR (nor gate)

Ex:



$$S = X_1 \cdot X_2'$$


$$R = X_1 \cdot X_2$$

$$S, R = (X_1, X_2') \cdot (X_1, X_2)$$

$$= 0$$

$$Y = S + R'y = (X_1, X_2') + (X_1, X_2)' y$$

SR using 2 NAND gates:



$$\begin{array}{ccc}
 S & R & Q \quad \bar{Q} \\
 0 & 1 & 1 \quad 0
 \end{array}$$

$$\begin{array}{ccc}
 1 & 1 & 1 \quad 0
 \end{array}$$

$$\begin{array}{ccc}
 1 & 0 & 0 \quad 1
 \end{array}$$

$$\begin{array}{ccc}
 1 & 1 & 0 \quad 1
 \end{array}$$

$$\begin{array}{ccc}
 0 & 0 & 1 \quad 1 \rightarrow \text{undefined}
 \end{array}$$

$$Y = ((Y, R)' \cdot S)'$$

$$= YR + S'$$

## ⌚ Latch Excitation Table

nor:

$y$	$Y$	$S$	$R$	$S$	$R$
0	0	0	X	0	0
0	1	1	0		
1	0	0	1		
1	1	X	0		

☆ يُعرف  $Y$  و  $y$  بـ $\neg S \wedge R$  التي تتحقق في الحالات المُعطاة  
البيان.

## ⌚ Implementation Example

flow table


$x_1 x_2$	00	01	11	10
a	a	a	a	b
b	a	a	b	b

assign  $a=0, b=1$

$x_1 x_2$	00	01	11	10
y	0	0	0	1
0	0	0	1	1

$$Y = X_1 X_2' + X_1 Y$$

CKT ①



to use SR latch

S	X <sub>1</sub> , X <sub>2</sub>	00	01	11	10
y	0	0	0	1	D
0	0	0	X	X	
1	0	0	X	X	


R	X <sub>1</sub> , X <sub>2</sub>	00	01	11	10
y	0	X	X	X	0
0	0	1	1	0	0
1	0	X	X	X	

use feed back to just work ②

$$\rightarrow S = X_1 X_2'$$

$$R = X_1'$$


CKT ②



CKT ① = CKT ②

but using SR latch

## Lec 23:



$S \quad R \quad y \quad Y$

$0 \quad 0 \quad 0 \quad 0$

$0 \quad 0 \quad 1 \quad 1$  ← SR latch  
9-3

$0 \quad 1 \quad 0 \quad 0$

$0 \quad 1 \quad 1 \quad 0$

$1 \quad 0 \quad 0 \quad 1$

$1 \quad 0 \quad 0 \quad 1$

$1 \quad 1 \quad 0 \quad X$  } undefined

$1 \quad 1 \quad 1 \quad X$  } unwanted  $(S+R=0)$

$$y = S + R'y$$

Excitation table of SR latch

$y \quad Y \quad S \quad R$


$0 \quad 0 \quad 0 \quad X$  no change or reset

$0 \quad 1 \quad 1 \quad 0$

$1 \quad 0 \quad 0 \quad 1$

$1 \quad 1 \quad X \quad 0$  no change or set

ملاحظة:  $S+R=0$  يعادل  $y=y$



$$y = S' + Ry$$

$$Y_{nor} = S + R' Y \Rightarrow S_{nand} = S'_{nor}$$

$$Y_{nand} = S' + R Y \Rightarrow R_{nand} = R'_{nor}$$

Analysis example:

$$S_1 = X_1 Y_2 \quad R_1 = X_1' X_2' \Rightarrow S_1 R_1 = 0 \quad \checkmark$$

$$Y_1 = S_1 + R_1' Y_1 \quad \text{لأنه يقرر أستخدام}$$

$$= X_1 Y_2 + (X_1' X_2')' Y_1$$

$$S_2 = X_1 X_2 \quad R_2 = Y_1 X_2' \Rightarrow S_2 R_2 = 0 \quad \checkmark$$

$$Y_2 = S_2 + R_2' Y_2 \quad \text{يقرر أستخدام}$$

$$= X_1 X_2 + (Y_1 X_2')' Y_2$$

$x_1 x_2$	00	01	11	10
00	00	00	01	00
01	01	01	11	11
11	00	11	11	10
10	00	10	11	10

التحولات

+ transition table

لو معاشر  $x_1$  واحد لما أفتح السيركعه بروع على 01  
يعدين 10

Race :  $Y_1$  &  $Y_2$  changes together

$$11 \rightarrow 00$$

$$(Y_1, Y_2) \quad (X_1, X_2)$$

$$(00 \quad 00)$$

$$11 \rightarrow 10$$

$$(Y_1, Y_2) \quad (X_1, X_2)$$

$$(00 \quad 00)$$

$$11 \rightarrow 01$$

$$(Y_1, Y_2) \quad (X_1, X_2)$$

$$(01 \quad 00)$$


critical race

$\Rightarrow$  last ex on Lec 22:

using nand

$$S_{\text{nand}} = S'_{\text{nor}} = \overline{x_1} \cdot \overline{x_2}$$

$$R_{\text{nand}} = R'_{\text{nor}} = x_1$$



Design example:

$$\text{if } G=1 \Rightarrow Q=D$$

$\text{if } G=0 \Rightarrow Q \text{ no change}$  ← sequential memory element

Design procedure:

1 Get primitive flow table.

↳ only one stable state per line  
↳ one & only one

D    G    Q    stable ??

0	0	0	stable
0	0	1	stable
0	1	0	stable
0	1	1	no
1	0	0	stable
1	0	1	stable
1	1	0	no
1	1	1	stable

stable states عدد الأسلوبات  
2 inputs عدد الأبعاد

اللقاء

state	inputs 0 1 0 0 1 0 1 0 0 0	output 0 1 0 0 1	comments
a	0 1	0	after b, c, f
b	1 1	1	after d, e, a
c	0 0	0	after a, d
d	1 0	0	after c
e	1 0	1	after b, f
f	0 0	1	after e

primitive flow table

DG

	00	01	11	10
a	c, -	(a), 0 b, -	b, -	-,-
b	-,-	a, -	(b), 1 e, -	e, -
c	(c), 0	a, -	-,-	d, -
d	c, -	-,-	b, -	(d), 0
e	f, -	-,-	b, -	(e), 1
f	(f), 1	a, -	-,-	e, -

مسمى  
روابط  
stable  
comments

في المرحلة الانتقالية  
ما يتحقق

Lec 24:

compatible states: متوافقة

لما الأوتونوم محمد لازم يكون متساوياً لما مثلك محمد  
يشوف إل state.

equi.  $(a, b) (a, c) \Rightarrow (a, b)$  equiv

comp.  $(a, c) (b, c) \not\Rightarrow (a, b)$

من شرط a, b يكونوا متساوياً

يوضع وحدة a


## implication chart

b	✓				
c	✓	d,e X			
d	✓	d,e X	✓		
e	c,f X	✓	c,f X,d,e	c,f X	
f	c,f X	✓	X	c,f X	✓
a		-b	c	d	e

Compatible pairs:

(a,b), (a,c), (a,d), (b,e), (b,f), (c,d), (e,f)

Maximal compatibles (merger diagram)



(a, c, d)  
(b, e, f)  
(a, b)

minimum set of maximal compatibles  
that covers all states and closed.

أو أي closed يتحقق في معاشرة لـ ✓ كل الأشياء

لأنه في لـ

(a, c, d)  $\Rightarrow$  covers all states & closed  
(b, e, f)

DG				
	00	01	11	
a, c, d	0, 0	0, 0	b, -	d, 0
b, e, f	f, 1	a, -	b, 1	e, 1

أو ترتيب المدخلات

DG				
	00	01	11	
A	A, 0	A, 0	B, -	A, 0
B	B, 1	A, -	B, 1	B, 1

صفر لواحد مصفر لواحد

state assignment  $A = 0 \quad B = 1$


DG				
y	00	01	11	
0	0, 0	1, 0	-	-
1	D, G	1, C	-	-

DG				
y	00	01	11	
0	0, 0	X, 0	-	-
1	1, X	1, 1	1	1

$$Q = y$$

$$Y = DG + G'Y$$

طاماً طاماً -  
أو أو -  
أو أو -



جي أنقل بكل الحالات منه  
صفر لصفر  $\rightarrow 0$

مع واحد لواحد  $\rightarrow 1$

منه صفر لواحد أو واحد لصفر  $\times$

يشوف من كل الحالات  
ال 0 والعنصر  
أقوى منه  $\times$

Implementation using SR latches.

Excitation table of SR

y	Y	SR
0	0	0, X
0	1	1, 0
1	0	0, 1
1	1	X, 0

	$y$	DG	
0	00 01 11 10	0 0 1 0	
1	1 0 1 1	X 0 X X	

GG


	$y$	DG	
0	00 01 11 10	0 0 1 0	$S = DG$
1	X X 0 X	0 1 0 0	$R = D'G$

	$y$	DG	
0	00 01 11 10	0 0 1 0	
1	0 1 0 0	X X 0 X	

مطابع SR بحلقات التغذية من عالمة DG لـ DG

using nor




excitation

$$S = DG \\ R = G \\ y = S + R'y$$

using nand gates only

$$S_{\text{nand}} = (S_{\text{nor}})'' = (DG)''$$

$$R_{\text{nand}} = R_{\text{nor}} = (D'G)''$$



Ex: Assigning output to unstable states,

	$a$	$b$	$c$	$d$	$y$
a	0	0	0	0	$a \rightarrow b, 0$
b	1	0	1	0	$c \rightarrow b, 0$
c	0	1	1	0	$c \rightarrow d, 1$
d	1	1	0	1	$a \rightarrow d, 1$

$\Rightarrow$

	$a$	$b$	$c$	$d$	$y$
0	0	0	0	0	X
1	0	0	1	1	0
2	1	1	0	1	X
3	1	1	1	0	1

## \* Closed covering condition Example with implied states

b	b, c		
c	x	d, e	
d	b, c	x	a, d
e	x	x	✓

a      b      c      d


(b, c) implies (d, e)

(d, e) implies (b, c)

compatible pairs

(a, b), (a, d), (b, c), (c, d), (c, e), (d, e)

maximal comp (merger diagram)



لوبىء و مى لازم  
b  $\subseteq$  d .. و c  $\subseteq$  a

(c, d, e)

(a, b)

(a, d)

(b, c)

## closure table

compatible	a, b	a, d	b, c	c, d, e
implication	b, c	b, c	d, e	a, d b, c

Minimum set covers all states & closed

(c, d, e), (a, d), (b, c)

حلٌّ (a, b), (b, c), (d, e)

الباقي يوحدها  
بتحقق شرطها

(a, d), (b, c), (d, e)

مش شرط أتحقق  
شرط أبعدوه  
كلو.

## Lec 25 :

### ④ Race free state assignment,

Ex:

	0	1
a	(a)	d
b	c	(b)
c	(c)	b
d	(d)	a

a 00

b 01

c 10

d 11

a 00

b 01

c 11

d 10

0	00	10
1	11	01

race في

race في

transition diagram:



Ex:

$x_1 x_2$

	00	01	11	10
0	a	b	c	a
b	a	b	b	c
c	a	c	c	c


transition diagram

state assignment


$$a = 00$$

$$b = 01 \leftarrow \text{race}$$

$$c = 10$$




مُنْتَهٰى بِالحُكْمِ الْمُسْتَقِيمِ إِلَى الْحُكْمِ الْمُسْتَقِيمِ  
transitions يُؤْمِنُونَ بِهِ إِلَى state




	00	01	11	10
a	a	b	d ← a	
b	a	b	b	c
c	d ← c	c	c	c
d	a	-	c	-

don't care but not  
d

## Hazards



Ex:



$$1 \quad a=c=b=1 \quad \text{static output } y=1$$

$$2 \quad 101 \quad \text{static output } 1$$

if gates have a delay  $\Rightarrow 10 \text{ ns}$

between  $\rightarrow$  &  $\geq 0$  appeared.


possible solutions; or with 20 ns delay

or add flip-flop after Y

$$Y = ab + b'c$$


$a'b'c'$	00	01	11	10
10	1	1	1	1
11	1	1	1	1

$$Y = cb + b'c + ac$$




$$a \ b \ c \\ 1 \ 1 \ 1 \Rightarrow y=1$$

$$1 \ 0 \ 1 \quad y=1$$



Sequential CKT:



بشكل خالص لـ مفارق


$$Y = \underline{X_1 X_2} + \underline{X_2' Y}$$

$X_1$	$X_2$	$Y$
0	0	0
0	1	0
1	1	1
1	0	0

مفارق  
متطرفة على  $X_2$  و  $X_1$ .


متطرفة على  $X_2$  و  $X_1$  و  $Y$ .  
متطرفة على  $X_2$  و  $X_1$  و  $Y$ .

$$Y = X_1 X_2 + X_2' Y + X_1 Y$$



SR latch: this hazard is avoidable,

## Hazard types:



① static - 1 - hazard

and - or hazard



② static - 0 - hazard

or - and implementation hazard



③ dynamic hazard


Implementation hazard

Ex:

	00	01	11	10
a	c, 0	b, -	-, -	d, -
b	a, -	(b), 1	(b), 1	c, -
c	b, -	-, -	b, -	(c) 0
d	c, -	(d), 1	c, -	(d) 1

0	X	X	X
0	1	1	X
0	X	1	0
X	1	1	1

## Lec 26:




on negative edge

all states are stable.

9-8 Design Example

	T	C	Q	comments
a	0	1	1	0
b	1	0	1	a, g
c	1	1	1	b, h
d	1	0	0	c, e
e	0	0	0	d, f
f	0	1	0	e, a
g	0	0	1	b, h
h	0	1	1	g, c


	00	01	11	10
a	-j-	f, +	(d), 0	b, -
b	g, -	-j-	c, -	(b), 1
c	-j-	b, -	(c), 1	d, -
d	e, -	-j-	a, -	(a), 0
e	(e), 0	f, -	-j-	d, -
f	e, -	(f), 0	a, -	-j-
g	(g), 1	h, -	-j-	b, -
h	g, -	(h), 1	c, -	-j-



في الساليدات


## Lec 27:

### ④ Debounce circuit:



S	R	Q
0	0	bouncing
1	0	0
1	1	0
1	0	0
1	1	0
1	0	0

الجواب مع  
لا يتحقق  
bouncing



VHDL: coding  $\Rightarrow$  only state diagram

لكل معنٍ فهم كل اشيٍ والغزوٍ بين الأنواع زي delay  
و (signed) و (variable)