

Sajeda
mulla



Faculty of Engineering and Technology
Electrical and Computer Engineering Department
ENCS 533 – Advanced Digital Design
2nd Sem. 2018/2019

Time: 80 minutes

Instructor: Dr. Abdellatif Abu-Issa

Q1) 24 points (4+10+10)

Figure 1 shows an unsigned BCD digit adder circuit that will add two BCD digits $A = A_3A_2A_1A_0$ and $B = B_3B_2B_1B_0$. It has a carry input from the previous digit, and will produce 5-bit output $S = S_4S_3S_2S_1S_0$ (S_4 is also called C_{out} , but we will consider it here as S_4).

- Write the description of the entity called "BCD" with inputs and outputs as described above and shown in Fig. 1.
- If the system will be built structurally from two 4-bit adders as shown in Fig. 1. Write the structural architecture called "structural". For other gates you can describe them behaviorally.

```
ENTITY adder4 is
PORT(x,y: IN STD_LOGIC_VECTOR(3 DOWNTO 0) ;
cin: IN STD_LOGIC;
S: OUT STD_LOGIC_VECTOR(3 DOWNTO 0) ;
cout: OUT STD_LOGIC) ;
END ;
ARCHITECTURE special OF adder4 is...
```

- Assume we decide to build the BCD Digit Adder behaviorally, write the description of an architecture called "behavioral" for this purpose.




Figure 1: BCD Digit Adder

Note About BCD Adder: The adder adds BCD digit with another digit, each is represented by 4-bit binary code (Binary Coded Decimal). If the result of addition ≤ 9 , then the result is a BCD number without any correction. However, if the result > 9 then we should add 6 to the binary result to correct it to be a BCD number.

Q2) (16 points)

Fig.2 shows a generic parallel to serial transmitter. In idle state, $Sout = '1'$. The system will transmit a frame when input $go = '1'$, at the end of the frame, another frame will be sent if $go = '1'$. Otherwise, the system will be in idle state again if $go = '0'$ ($Sout = '\phi'$). The serial frame consists from $n+2$ bits with the following order: Start bit '0', $Pin(0), Pin(1), \dots, Pin(n-1)$, Stop bit '1'.

Write a VHDL description for this system.




Figure 2: Parallel-to-Serial Transmitter

Q3) (20 points)

For the circuit shown in Figure 3




Figure 3: Q3 Circuit

- Use the Boolean Difference Method to find when output g is sensitive to input b ? Then find the test vectors for b sa0. (6 points)
- Use D-Algorithm to find all test vectors for e sa0. (5 points)
- Find all the test vectors for g sa1. (2 points)
- Find all the test vector for g sa0. (2 points)
- Find all the test vectors for f sa0. (2 points)
- State all the faults that can be detected by Test Vector $abc = 010$. (3 points)

☺ GOOD LUCL ☺

Q1)

a)

```
Library ieee;
use ieee.std_logic-11641164.All;
use ieee.std_logic_unsigned.All;
```

```
ENTITY bcd is
port (A, B: IN std_logic_vector (3 downto 0);
      cin: IN std_logic;
      S: OUT std_logic_vector (4 downto 0));
End entity bcd;
```

b) Library ieee;


```
use ieee.std_logic-1164.All;
use ieee.std_logic_unsigned.All;
```

Architecture struct of bcd is

```
signal r: std_logic_vector (3 downto 0);
signal cb, s4, n1, n2: std_logic;
```

~~g1:~~ entity Begin

```
g1: entity work.adder4(special) port map
(A, B, cin, r, cb);
n1 <= r(3) and r(2);
n2 <= r(3) and r(1);
```



```
s4 <= cb or n1 or n2;
```

```
d <= '0' & s4 & s4 & '0';
g2: entity work.adder4(special) port map
(r, d, '0', S, open);
```

```
S <= s4 & S1 (3 downto 0);
```

```
End architecture struct;
```

Library ieee; ~~std_logic~~
 use ieee.std_logic_1164; All;
 use ieee.std_logic_unsigned; All;

c) Architecture beh of bcd is
 signal sumstl, sum2s; std_logic_vector (4 downto 0);

~~signal n; integer;~~
~~signal input1; std_logic_vector (4 downto 0);~~
 signal s4; std_logic;
~~Begin signal n, A1, A2, C1; integer;~~
 Begin

~~A1 <= A;~~
~~A2 <= B;~~

~~C1 <= conv_integer(Cin);~~
 A1 <= conv_integer(A);
 A2 <= conv_integer(B);

~~sum1 <= A1 + A2 + C1;~~

~~n <= conv_integer(sum1);~~

~~input1 <= "0000" when n < 9,~~
~~ELSE "0110" when n >= 9;~~

~~sum2 <= sum1(3 downto 0) + input1;~~

~~s4 <= '1' when n >= 9 or sum(4) = '1'~~
~~ELSE '0';~~

~~s <= s4 & sum2(3 downto 0);~~

~~END architecture beh;~~

→ signal A1, A2, C1, sum1, ~~input1, input2~~; integer;

Begin

C1 <= conv_integer(Cin);

A1 <= conv_integer(A);

A2 <= conv_integer(B)

sum1 <= A1 + A2 + C1;

~~input1 <= "0000" when sum1 < 9,~~

~~else "0110" when sum1 >= 9;~~

~~sum2 <= sum1(3 downto 0) +~~

~~input1;~~

~~END architecture beh;~~

sum1 = ('0' & A) + ('0' & B)
 + ("0000" & C)

std logic

Why ??
 لماذا؟
 قمت بغيره

← sumstl <= conv_std_logic_vector(sum1, 4);
 input1 <= 0 when sum <= 9;
 else 6 when sum > 9;
 sum2 <= sumstl(3 downto 0) +

sumstd \leftarrow conv_std_logic_vector(sum1, 5);

input1 \leftarrow 0 ~~when sum1 \leq 9,~~

else 6 ~~when sum1 $>$ 9;~~

~~input2 \leftarrow conv_integer(sumstd~~

sum2 \leftarrow ~~sumstd~~ + input1;

sum2 \leftarrow input2 + input1;

S4 \leftarrow '1' when ~~sum1~~ sum1 $>$ 9,

~~sum2[4]~~
else '0';

sum2s \leftarrow conv_std_logic_vector(sum2, 5);

S \leftarrow S4 & sum2s(3 downto 0);

end architecture beh;

input2 \leftarrow conv_integer(sumstd(3 downto 0));

library ieee;
use ieee_std_logic_1164, all;

Q2) Entity partoser is
(generic n: positive)
port (pins: std_logic_vector(n-1 downto 0);
go, clk: std_logic; sout: out std_logic);
end entity ~~partoser~~ partoser;

Architecture beh of partoser is

signal count: integer range 0 to n+2;
signal ~~savepins~~ savepins: std_logic_vector(n-1 downto 0);

Begin

if (rising-edge(clk)) then

if (go = '1' and count = 0) then

sout <= '0';

count <= count + 1;

~~end if;~~ savepins <= pins;

~~end if;~~ elsif (g = '0' and count = 0) then

sout = '1';
end if;

if (count > 0) then ~~started moving~~

13 if (count > 0 and count < n+1) then

sout <= savepins(count-1);

count <= count + 1;

~~end if;~~

elsif (count = n+1) then

sout <= '1';

count = count + 1;

~~end if;~~ end if;

if (count = n+2) then


count <= 0;
end if;

end if;

end if;

end architecture beh;

Q3) -



a) $g = e \cdot f = (a+b)(b+c)$

$$\frac{dg}{db} = g(B=0) \oplus g(B=1)$$

~~$$\begin{aligned}
 &= (a+0)(0+c) \oplus (a+1)(1+c) \\
 &= a \cdot c \oplus 1 \cdot c \\
 &= (ac)'c' + (ac)c \\
 &= (a'+c')c' + ac \\
 &= a'c' + c' + ac \\
 &= c'(a'+1) + ac \\
 &= c' + ac
 \end{aligned}$$~~

a	c	a.c	c'	a.c ⊕ c'
0	0	0	1	1
0	1	0	0	0
1	0	0	1	1
1	1	1	0	1

~~g is sensitive to b when $\frac{dg}{db} = 1$~~


~~ac = 00 or 10 or 11~~

~~b sa at ϕ b=1~~

~~$\frac{dg}{db} = 1$~~

~~$b(c'+ac) = 1$~~

a	b	c	test vectors
0	1	0	
1	1	0	
1	1	1	



but D on e
 a e g path
 back trace
 propagation

~~$f = 1$~~
 $a + b = D$
 $b \oplus c = 1$


~~$a \ b$~~
 ~~$01, 10, 11$~~
 $g = D \Rightarrow f = 1$
 ~~$b \ c$~~
 ~~$01, 10$~~

test vectors		
a	b	c
0	1	0
1	0	1
1	1	0

$g = D \cdot 1$
 $g = D$
 if $g = 1$ not faulty
 if $g = 0$ faulty

5

~~but D on e~~
~~a e g path~~
~~back trace~~
~~propagation~~
 ~~$a + b = D$~~



~~using Boolean algebra~~
using fault model.

g = 1 g = 0

back trace ef = 00 ef = 01 ef = 10

a	b	c
0	0	0

a	b	c
0	0	1

a	b	c
1	1	1

~~test vectors~~

a	b	c
0	0	0
0	0	1
1	0	0
0	1	1
1	1	1

if g = 0 ~~not~~ not faulty
if 1 faulty

2

d) g = 1
back trace

g = 1
ef = 11

a	b	c
1	1	0
1	0	1
0	1	0


a	b	c
0	0	0
0	0	1
0	1	0
1	0	1
1	0	0
1	0	1

test vectors

a	b	c
1	1	0
1	0	1
0	1	0

2

f sa ϕ



f = 1
back trace

$b \oplus c = 1$

b	c
0	1
1	0

propagation

$a + b = 1$

a	b
0	1
1	0
1	1

test vectors		
a	b	c
0	1	0
1	0	1
1	1	0

2

f)

abc
010

\Rightarrow

~~a sa ϕ~~
e = 1
f = 1

g = 1

if no faults

- ① g sa ϕ g = 0
- ② e sa ϕ g = 0
- ③ f sa ϕ g = 0
- ④ c sa 1 g = 0
- ⑤ b sa ϕ g = 0