



BIRZEIT UNIVERSITY

ENCS533 - Advanced Digital Design

Homework# 1



Student Name: Lara Zubaidia

ID Number :1120139

Instructor : Dr.Abdellatif Abu-Issa

Section 2



Code:

```
1
2  LIBRARY IEEE;
3  USE IEEE.STD_LOGIC_1164.ALL;
4  ENTITY MUX21 IS
5      PORT( a:IN STD_logic_vector(1 DOWNT0 0);
6            s:IN STD_L0gic;
7            w:OUT STd_logic
8            );
9  END MUX21;
10
11 ARCHITECTURE MUX21 OF MUX21 IS
12 BEGIN
13 w <= a(0) WHEN s='0'
14 ELSE a(1) WHEN s='1';
15 END MUX21;
16
17
18 LIBRARY IEEE;
19 USE IEEE.STD_LOGIC_1164.ALL;
20 ENTITY MUX41 IS
21     PORT( c:IN std_logic_vector (3 DOWNT0 0);
22           s:IN std_logic_vector (1 DOWNT0 0);
23           z: OUT std_logic
24           );
25 END MUX41;
26
27 ARCHITECTURE MUX41 OF MUX41 IS
28 BEGIN
29 z <= (NOT s(1) AND NOT s(0) AND c(0))
30 OR (NOT s(1) AND      s(0) AND c(1))
31 OR (  s(1) AND NOT s(0) AND c(2))
32 OR (  s(1) AND      s(1) AND c(3));
33 END MUX41;
34
35 LIBRARY IEEE;
36 USE IEEE.STD_LOGIC_1164.ALL;
37 ENTITY MUX81 IS
38     PORT( d:IN std_logic_vector (7 DOWNT0 0);
39           s:IN std_logic_vector (2 DOWNT0 0);
40           y:OUT std_logic
41           );
42 END MUX81 ;
43
44 ARCHITECTURE MUX81 OF MUX81 IS
45 SIGNAL result: std_logic_vector(1 DOWNT0 0);
46 BEGIN
47 M1:ENTITY work.MUX41(MUX41) PORT MAP ( d(3 DOWNT0 0), s(1 DOWNT0 0),result(0)) ;
48 M2:ENTITY work.MUX41(MUX41) PORT MAP ( d(7 DOWNT0 4), s(1 DOWNT0 0),result(1));
49 M3:ENTITY work.MUX21(MUX21) PORT MAP (result(1 DOWNT0 0),s(2),y);
50 END MUX81;
```

