


(*) Two ways to see bus

1 - STD-LOGIC-VECTOR (3 down to 0)
more suitable to describe buses on
which logical operations are made (and, or,
not, etc).

2 - Bus seen as number

(INTEGER Range 0 to 15)
more suitable for arithmetic operations.

Ex: 3 bit counter



use ieee.std-logic-arith.
all

Entity counter3 IS
port (clk: in std-logic;
count: out integer range 0 to 7);
end;

Architecture ~~struc~~^{behav} of counter3 is

begin

process (clk)

begin

if (rising_edge(clk)) then

count <= count + 1;

end if;

end process;

end;

* Open Ports

Sometimes not all the ports of an entity are needed to be connected. These ports can be left unconnected.

Ex. universal gate with 3 inputs: x, y & invert, 2 outputs a , and b

$$a = x \text{ and } y \quad \text{if } \text{invert} = 0$$

$$a = x \text{ nor } y \quad \text{if } \text{invert} = 1$$

$$b = x \text{ or } y \quad \text{if } \text{invert} = 0$$

$$b = x \text{ nor } y \quad \text{if } \text{invert} = 1$$

Entity universal is
port (x, y, invert : in std_logic;
 a, b : out bit);
end;

architecture univ of universal is
begin

$a \leq x \text{ and } y$ when $\text{invert} = '0'$
else $x \text{ nor } y$;

$b \leq x \text{ or } y$ when $\text{invert} = '0'$
else $x \text{ nor } y$;

end;

→ now we need to use and gate only →

U0 : entity work.universal(univ) port map
($x, y, '0', a, \underline{\underline{\text{OPEN}}}$);

outputs can be left unconnected but inputs must be connected EXCEPT if they have a default value.

e.g. entity universal is

```
Port (x, y: in bit;  
      invert: in bit := 0;  
      a, b: out bit);  
end;
```

⇒

U0: ~~universal~~ port map (x, y, open, a, open);

* GENERIC

not only for n-bit entities (it has many applications).

Ex: many and gates are required, each has different delay ⇒

entity and₂ is
generic (delay: delay_length := 5ns)
Port (x, y: in
 z: out)

g1: `identity work. and (single) port map (a, b, c)`

g2: `generic map (5 ns) port map ()`

g3: `generic map (open) port map`
`default`

④ Assert and Report Statement

The assert and report statement can be used to check that expected conditions are met within the design. Otherwise, the simulator will print a statement to indicate a specific violation.

Ex in RS flip-flop we must avoid the case where $s=r=1 \Rightarrow$

architecture simple of rs is

```
begin
```

```
process (clk)
```

```
begin
```

```
assert (not (s='1' and r='1'))
```

```
report "set and reset are active in  
the same time!!"
```

```
severity warning;
```

```
if (s='0' and r='0') then q<= q;
```

```
elsif ... ..
```

Ex in a D-FF we need that D is stable for at least 2 ns before the true edge of the clock (setup time)

```
assert (not (clk='1' and clk'event and  
not clk'stable(2ns))
```

```
report "setup time violation"
```

```
severity error note 0
```

④ there are 4 types of severity:-

- note
- warning
- error
- failure

④ The assert statement is passive, meaning that there is no signal assignment. Passive statements may be included in the entity part of a declaration (to avoid repetition in different architectures).

Ex: entity rs is

```
port (
```

```
begin
```

```
assert (not (s = '1' and r = '1'))
```

```
report "s and r cannot both be 1"
```

```
severity error;
```

④ default report: "assert violation"

default severity: error

④ different simulators (tools) have different behaviors for assert statement

⊗ Loop Statement :

- Sequential statement

Ex: ~~entity counter is~~
~~port (clk: in bit; count: out~~

Process

variable ~~count~~ integer := 0;

begin

!

loop

wait until clk = '1';

count := (count + 1) mod 16;

!

end loop;

ad process;

!

~~Ex~~ - For Loop

Ex: For i in 0 to 7 Loop

!

end loop;

- while loop

Ex: while index > 0 Loop

!

ad loop

(while (conditions) Loop

end loop;)

⊗ Exit Statement

Ex.

loop

;

if (Condition) then EXIT;

(exit when condition) END IF;

ad loop;

⊗ Next Statement

loop

;

next when (condition);

ad loop

Ex. Decoder (2×2^n decoder)

```

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
entity decoder is
    generic (n: positive);
    port (a: in std_logic_vector(n-1 downto 0);
          z: out std_logic_vector(2**n-1 downto 0));
end;

```

architecture behavior of decoder is

```

CONSTANT z_out : std_logic_vector(2**n-1
downto 0) := ('1', others => '0');



```

begin

```

z <= z_out
z <= z_out sll (unsigned(a));
end architecture;

```



Ex1 Priority encoder

A ₀	A ₁	A ₂	A ₃	Y ₁	Y ₀	V
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	1	0	1	0	1	1
1	1	0	1	1	0	1
1	1	1	1	1	1	1

entity priority is

```
port ( a : in std_logic_vector (3 downto 0)
      y : out std_logic_vector (1 downto 0)
      v : out std_logic);
end;
```

architecture datatype of priority is

begin

with a select

y <= "00" when "0001",

"01" when "001-",

"10" when "01--",

"11" when "1---",

"00" when others;

~~valid <= '1' when a(0)='1' or a(1)='1'~~

~~or a(2)='1' or~~


valid <= a(0) or a(1) or a(2) or a(3),

end;

architecture sequential of priority is

```
begin
  process(a)
  begin
if a(3) = '1' then y <= "11"
    if a(3) = '1' then y <= "11"; valid z = '1';
  elsif a(2) = '1' then y <= "10";
  elsif a(1) = '1' then y <= "01";
  elsif a(0) = '1' then y <= "00";
  else y <= "0"; valid z = '0';
  end if;
end process;
end architecture;
```

Ex. State machine design



```
library ieee;
use ieee.std_logic_1164.all;
```

entity sm-machine is

port (clk, reset : in std_logic;

input1, input2 : in std_logic;

output : out std_logic);

end;

architecture simple of sm-machine is

type state_type is (state-A, state-B, state-C);

SIGNAL state : STATE-TYPE;

BEGIN

process (reset, clk)

if reset = '1' then state <= state-A;

elsif (rising-edge(clk)) then

CASE state IS

WHEN state-A =>

IF input1 = '0' THEN state <= state-B;

ELSE state <= state-C;

END IF;

when state-B =>

state <= state-C;

when state-C =>

if input2 = '1' then state <= state-A;
end if;

when others => state <= state-A;

END CASE;

END IF;

END PROCESS;

with state select

output <= '0' when state-A,

'1' /, / B,

'0' /, / C;

end simple;