



BIRZEIT UNIVERSITY

ANSWER BOOKLET

Student: <u>Advanced</u> Number .....
Course: Department: <u>asynch<sup>3r</sup></u> Number: .....
Division: ..... Instructor: .....
Date: ..... Day Month Year

For Instructor's Use

Question	Grade
1	
2	
3	
4	
5	
6	
7	
8	
9	
10	
11	
12	
<b>Total</b>	

## Example

Design a negative Edge T-FF.

### Solution

① Design specification:

This circuit has 2 inputs (clk and T) and one output Q. The following are all the possible total states

T	clk	Q	stable??
0	0	0	yes
0	0	1	yes
0	1	0	yes
0	1	1	yes
1	0	0	yes
1	0	1	yes
1	1	0	yes
1	1	1	yes

② get the primitive flow table

state	Inputs		output Q	Comments
	T	clk		
a	1	1	0	after d or f
b	1	0	1	after a or g
c	1	1	1	after b or h
d	1	0	0	after c or e
e	0	0	0	after d or f
f	0	1	0	after e or a
g	0	0	1	after b or h
h	0	1	1	after g or c

→ Primitive flow table

	00	01	11	10
a	-,-	f,-	(a)0	b,-
b	g,-	-,-	c,-	(b)1
c	-,-	h,-	(c)1	d,-
d	e,-	-,-	a,-	(d)0
e	(e)0	f,-	-,-	d,-
f	e,-	(f)0	a,-	-,-
g	(g)1	h,-	-,-	b,-
h	g,-	(h)1	c,-	-,-

③ reducing the number of states by merging the rows


b	a,c X						
c	X	b,d X					
d	b,d X	X	a,c X				
e	b,d X	e,g X b,d	f,h X	✓			
f	✓	e,g X c,f	a,c X f,h X	✓	✓		
g	f,h X	✓	b,d X	e,g X b,d	X	e,g X f,h X	
h	f,h X a,c X	✓	✓	d,e X c,f X	e,g X f,h X	X	✓
	a	b	c	d	e	f	g

pair compatible pairs

(a,b), (b,g), (b,h), (c,h), (d,e), (d,f), (e,g), (g,h)

→ maximal compatibles using merger diagram

$(d, e, f), (b, g, h),$   
 $(a, f), (e, h)$




⇒ minimum collection that covers all states and closed "is"

$(a, f), (b, g, h), (c, h), (d, e, f)$   
 $\Downarrow$  a       $\Downarrow$  b       $\Downarrow$  c       $\Downarrow$  d

	00	01 TC	11	10		00	01 TC	11	10	
a, f	e, -	(f), 0	(a), 0	b, -	=	a	d, -	(a), 0	(a), 0	b, -
b, g, h	(a), 1	(b), 1	c, -	(b), 1		b	(b), 1	(b), 1	c, -	(b), 1
c, h	g, -	(b), 1	(c), 1	d, -		c	b, -	(c), 1	(c), 1	d, -
d, e, f	(e), 0	(f), 0	a, -	(d), 0		d	(d), 0	(d), 0	a, -	(d), 0

④ state assignment (race-free)

by using transition diagram



5) get the transition table and output map

		T C						T C			
		00	01	11	10			00	01	11	10
a	$y_1 y_2$	00	00	00	01	b	$y_1 y_2$	00	0	0	X
b	$y_1 y_2$	01	01	11	01	c	$y_1 y_2$	01	1	1	1
c	$y_1 y_2$	11	11	11	10	d	$y_1 y_2$	11	1	1	X
d	$y_1 y_2$	10	10	00	10	e	$y_1 y_2$	10	0	0	0

Transition Table

$Q = y_2$  or  $Q = y_2$

$y_1 y_2$	T C			
	00	01	11	10
00	0	0	0	0
01	0	0	1	0
11	0	1	1	1
10	1	1	0	1

$$X_1 = T'C'y_2' + T'cy_1 + TCy_2 + TC'y_1$$

$y_1 y_2$	T C			
	00	01	11	10
00	0	0	0	1
01	1	1	1	1
11	1	1	1	0
10	0	0	0	0

$$X_2 = y_1'y_2 + T'y_2 + cy_2 + TC'y_1'$$

(Draw the logic Diagram)

or By using SR latch



$y_1 y_2$	TC			
	00	01	11	10
00	1	0	0	0
01	0	0	1	0
11	0	X	X	X
10	X	X	0	X

$y_1 y_2$	TC			
	00	01	11	10
00	0	X	X	X
01	X	X	0	X
11	1	0	0	0
10	0	0	1	0

$$S_1 = y_2 TC + y_2' TC'$$

$$R_1 = y_2 T' C' + y_2' TC$$

in the same way

$$S_2 = y_1' TC'$$

$$R_2 = y_1 TC'$$


Draw the logic diagram

## \* HAZARDS

Hazards are unwanted switching transients that may appear at the output of a circuit because different paths exhibit different propagation delays.

### ⊕ Hazards in Combinational circuits

This occurs when a single variable change produces a momentary output change when no output should occur.



$$a=1, b=1, c=1 \Rightarrow y=1$$

if b changes to zero

$$\Rightarrow a=1, b=0, c=1 \Rightarrow y=1$$

but static hazard may occur because of different path delays

0 ns

10 ns

20 ns

30 ns

a = 1

b = 1

c = 1

ab = 1

b'c = 0

b'c = 0

y = 1

error

static hazard


in this example we have

$$y = ab + b'c$$

⇒ K-map








$$y = ab + b'c$$

this change will cause static hazard  
 (a & c didn't change  
 b has changed)  $\rightarrow$  the circuit  
 move from circle to another



$\Rightarrow$  to remove this type of hazard  
 include all the prime  
 implicates

$$\Rightarrow y = ab + b'c + ac$$



Hazard free circuit

## ④ types of hazard



removal of static 1-hazard in  
(AND-OR  
NAND-circuits) will also remove


0-hazards and dynamic hazards

(Problem in testing??)

⊗ Hazards in sequential circuits

- Hazards in asynchronous circuits may cause the circuit to go to the wrong stable state.

Ex.



$$y = x_1 x_2 + x_2' y$$

	$x_1 x_2$			
$y$	00	01	11	10
0	0	0	1	0
1	1	0	1	1

Transition table

if we are in stable total state 111  
then  $x_2$  goes to 0  $\Rightarrow$  next stable  
total state should be  $\begin{matrix} y & x_1 x_2 \\ 1 & 10 \end{matrix}$

but if  $y$  changes to 0 (hazard)


then total stable state is 010

error

⊗ Avoidance: the same way like combinational circuits: add a redundant terms for all prime implicants.

### ④ Implementation with SR latch

we can avoid hazard if we implement the circuits with SR latches



④ note about implementation with SR latch

~~SR~~

- SR with 2 nor gates

$$y = S + R'y$$

- SR with 2 nand gates

$$y = S' + Ry$$

Excitation table

	$Q(t)$	$Q(t+1)$	S	R
this is for SR with nor gates	0	0	0	X
	0	1	1	0
	1	0	0	1
	1	1	X	0

for example if we get

$$S = AB + CD$$

$$R = A'c$$

From this excitation table and we want  
to use SR with nand gates

$$\Rightarrow S_{\text{nand}} = S'_{\text{nor}} = (AB + CD)'$$

$$R_{\text{nand}} = R'_{\text{nor}} = (A'c)'$$

