

* Digital Integrated circuits and CMOS Technology

- Implementation of algorithm:

The implementation of any algorithm will fall into two main categories

① Hardwired algorithms: A special purpose circuit is designed to compute the required algorithm. This is done as a special purpose silicon chip called an ASIC (Application Specific Integrated circuit)

- The algorithm is embedded within the circuit hardware, The hardware is completely specific to one particular algorithm

② Computation in software: This uses a general-purpose piece of hardware (e.g. MP).


- This has the capability of computing almost any algorithm
- The algorithm is expressed as a series of instructions executed by hardware.

Ex. prices of shopping list

	Price	Quantity
Item 1	P_1	Q_1
Item 2	P_2	Q_2
Item 3	P_3	Q_3

$$\Rightarrow \text{Cost} = P_1 Q_1 + P_2 Q_2 + P_3 Q_3$$


① Building a special purpose circuit



⊗ we use 3 multipliers, 1 adder

The answer is produced within 2 steps.

② using a general purpose computer (MP)



- we use these elements to compute any algorithm
 - the answer will be produced in 4 steps

step 1: multiply $P_1 \times Q_1$

step 2: ' , $P_2 \times Q_2$

step 3: ' , $P_3 \times Q_3$

step 4: Add results together

⊗ Evaluation

- The hardwired algorithm is faster

(Imagine that we want to compute the price of 100 items).

- modification: In ASIC we have to design a completely new chip.

In software we only need to write another program.

⇒ computers (MP) are very flexible
ASICs are not.

In general:

when we need an extreme speed and ~~lack of~~ inflexibility and lack of modifiability ~~is~~ ^{can be} ~~be~~ to be used ⇒ use ASICs

otherwise ⇒ use general MP. (software)

⊗ Using Programmable Hardware

⊗ There are some forms of hardware that are modifiable such as FPGA and PLD.

- These provide greater flexibility than ASICs
(~~but~~ more expensive & less speed)

- These provide greater speed than software


① PLD (Programmable Logic Devices)

mainly there are 3 types

① PROM (Programmable Read Only Memory)


Fixed AND array, Programmable OR array

eg 4x2 PROM




② PLA (Programmable Logic Array)

Programmable and array, Programmable or array




③ PAL (Programmable Array Logic)



⊗ FPGAs (Field Programmable Gate Array)


- FPGAs is usually based on a look-up table (LUT) approach.

For example a two input programmable logic gate would look something like this



In this example, the look up table (LUT) is a series of four memory bits. The two inputs (In_1 & In_2) select one of the memory bits to be fed to the output.


For example if we want to implement an and gate using FPGA $c \leftarrow a \text{ AND } b$.



⊗ For example in ALTERA FLEX 10K, the gate ~~logic~~ logic is implemented using a (LUT). The LUT is a high speed 16x1 SRAM. \Rightarrow Four inputs are used to address the LUT memory. The truth table for the desired gate network is loaded into the LUT's SRAM during programming.

Ex:


$$F = A'B' + CD'$$



*

RAM Contents

Address				Data
A	B	C	D	F
0	0	0	0	1
0	0	0	1	1
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	1
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0



⊗ more complex gate networks can be fed to a D flip-flop and then to interconnection network