



ADVANCED DIGITAL SYSTEMS DESIGN

HW\_2\_

---

Prepared By:

\*Anas Nimer

1180180

Instructor: Dr. Abdallatif Abuissa

Section: 1

Date: 10/10/2020

## Table of Contents

❖ <b>Procedure:</b> .....	3
<b>1- mux 4x1 :</b> .....	3
• Code.....	3
• Simulation:.....	3
<b>2- Full adder:</b> .....	4
• Code:.....	4
• Simulation:.....	4
<b>3- Comparator:</b> .....	5
• Code:.....	5
• Simulation:.....	5
<b>4- All circuit structural:</b> .....	6
• Code:.....	6
• Simulation:.....	6
<b>5- All circuit behavioral:</b> .....	7
• Code:.....	7
• Simulation:.....	7
<b>6- All circuit test:</b> .....	8
• Code:.....	8
• Simulation:.....	8
❖ Truth table <b>Y_S (output of mux 1 )</b> , key_map and the equation : .....	9
• <b>Truth table:</b> .....	9
• <b>key_map:</b> .....	10
• <b>equation that we want is :</b> .....	10
❖ Truth table <b>Y_cout (output of mux 2)</b> , key_map and the equation : .....	11
• <b>Truth table:</b> .....	11
• <b>key_map:</b> .....	12
• <b>equation that we want is :</b> .....	12

❖ Procedure:


1- mux 4x1 :

- Code:

```
1
2
3 library ieee;
4 use ieee.std_logic_1164.all;
5 entity mux4x1 is
6     port(D: in std_logic_vector(3 downto 0);
7         S: in std_logic_vector(0 to 1);
8         Y: out std_logic);
9 end;
10
11 |
12 architecture mux of mux4x1 is
13 begin
14
15     Y<= (D(0) and not S(0) and not S(1))
16     or (D(1) and S(0) and not S(1))
17     or (D(2) and not S(0) and S(1))
18     or (D(3) and S(0) and S(1)) ;
19
20 end ;
21
```

Fig\_1\_(code of mux)

- Simulation:



Fig\_2\_(simulation of decoder)


## 2- Full adder:

- Code:

```
24
25 library IEEE;
26 use IEEE.STD_LOGIC_1164.ALL;
27 entity full_adder is
28   Port ( A : in STD_LOGIC;
29         B : in STD_LOGIC;
30         Cin : in STD_LOGIC;
31         S : out STD_LOGIC;
32         Cout : out STD_LOGIC);
33 end full_adder;
34
35 architecture full of full_adder is
36 begin
37
38   S <= A XOR B XOR Cin ;
39   Cout <= (A AND B) OR (Cin AND A) OR (Cin AND B);
40 end;
41
```

Fig\_3\_(code of Full adder)

- Simulation:



Fig\_4\_(simulation of Full adder)


### 3- Comparator:

- Code:

```
43 library IEEE;  
44 use IEEE.STD_LOGIC_1164.ALL;  
45  
46 entity comp is  
47     port(A : in STD_LOGIC;  
48          B : in STD_LOGIC;  
49          Y : out STD_LOGIC);  
50 end comp;  
51  
52 architecture compe of comp is  
53 begin  
54  
55     Y<=(A and not B);  
56 end;  
57  
58
```

Fig\_5\_(code of comparator)

- Simulation:



Fig\_6\_(simulation of comparator)


#### 4- All circuit structural:

- Code:

```
60 library ieee;
61 use ieee.std_logic_1164.all;
62
63 entity allcircuit1 is
64     port(A,B: in std_logic;
65         S: in std_logic_vector(0 to 1);
66         Y_S: out std_logic;
67         Y_Cout: out std_logic);
68 end;
69
70 architecture structurall1 of allcircuit1 is
71     signal D1: std_logic_vector(3 downto 0);
72     signal D2: std_logic_vector(3 downto 0);
73
74 |
75 begin
76     D1(2)<= A and B;
77     D1(3)<= A or B;
78     D1(1)<='0';
79     D2(2)<='0';
80     D2(3)<='0';
81
82     full: entity work.full_adder(full) port map(A,B,'0',D1(0),D2(0));
83     comp: entity work.comp(compe) port map(A,B,D2(1));
84     mux1: entity work.mux4x1(mux) port map(D1,S,Y_S);
85     mux2: entity work.mux4x1(mux) port map(D2,S,Y_Cout);
86 end;
87
```

Fig\_7\_(code of all circuit structural)

- Simulation:



Fig\_8\_(simulation of all circuit structural)


## 5- All circuit behavioral:

- Code:

```
90 architecture behavioral of allcircuit1 is
91 begin
92     Y_S<= (S(1) and A and B) or (S(0) and S(1) and B) or (S(0) and S(1) and A) or (not S(0) and not S(1) and not A and B) or
93         (not S(0) and not S(1) and A and not B);
94     Y_Cout<= (not S(0) and not S(1) and A and B) or (S(0) and not S(1) and A and not B);
95
96 end;
97
```

Fig\_9\_(code of all circuit behavioral)

- Simulation:



Fig\_10\_(simulation of all circuit behavioral)


## 6- All circuit test:

- Code:

```
99 library ieee;
100 use ieee.std_logic_1164.all;
101
102 entity allcircuit1_Test is
103 end;
104
105 architecture Test of allcircuit1_Test is
106 signal A,B: std_logic:='0';
107 signal S: std_logic_vector(0 to 1):= "00";
108 signal Y_S , Y_Cout: std_logic;
109
110 begin
111
112
113     Y_S<= (S(1) and A and B) or (S(0) and S(1) and B) or (S(0) and S(1) and A) or (not S(0) and not S(1) and not A and B) or
114     (not S(0) and not S(1) and A and not B);
115
116     Y_Cout<= (not S(0) and not S(1) and A and B) or (S(0) and not S(1) and A and not B);
117
118     S(0) <= not S(0) after 200 ns;
119     S(1) <= not S(1) after 100 ns;
120     A<= not A after 50 ns;
121     B<= not B after 25 ns;
122
123
124 end;
125
```

Fig\_11\_(code of all circuit test)

- Simulation:



Fig\_12\_(simulation of all circuit test)



❖ Truth table  $Y_S$  (output of mux 1) , key\_map and the equation :

- Truth table:

A	B	C	D	F
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	0
1	0	0	1	0
1	0	1	0	0
1	0	1	1	0
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

- key\_map:

Map				
	$\overline{C.D}$	$\overline{C}.D$	$C.D$	$C.\overline{D}$
$\overline{A}.\overline{B}$	0	1	0	1
$\overline{A}.B$	0	0	1	0
$A.B$	0	1	1	1
$A.\overline{B}$	0	0	0	0

Map Layout				
	$\overline{C.D}$	$\overline{C}.D$	$C.D$	$C.\overline{D}$
$\overline{A}.\overline{B}$	0	1	3	2
$\overline{A}.B$	4	5	7	6
$A.B$	12	13	15	14
$A.\overline{B}$	8	9	11	10

- equation that we want is :

$$Y_S = (S(1) \cdot A \cdot B) + (S(0) \cdot S(1) \cdot B) + (S(0) \cdot S(1) \cdot A) + (S(0)' \cdot S(1)' \cdot A' \cdot B) + (S(0)' \cdot S(1)' \cdot A \cdot B')$$

❖ Truth table Y\_cout (output of mux 2) , key\_map and the equation :

- Truth table:

A	B	C	D	F
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	1
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0

- key\_map:

Map				
	$\overline{C.D}$	$\overline{C}.D$	$C.D$	$C.\overline{D}$
$\overline{A}.\overline{B}$	0	0	1	0
$\overline{A}.B$	0	0	0	0
$A.\overline{B}$	0	0	0	0
$A.B$	0	0	0	1

Map Layout				
	$\overline{C.D}$	$\overline{C}.D$	$C.D$	$C.\overline{D}$
$\overline{A}.\overline{B}$	0	1	3	2
$\overline{A}.B$	4	5	7	6
$A.\overline{B}$	12	13	15	14
$A.B$	8	9	11	10

- equation that we want is :

$$Y_{Cout} = (S(0)' . S(1)' . A . B) + (S(0) . S(1)' . A . B')$$