



Computer Systems Engineering Department

Integrated Circuits ENCS333

First Exam

Instructor: Dr. Wasel Ghanem

Adham Suwan  
1091496

Question #1


Consider the following function  $F = ((A \cdot B + C) \cdot (D + E))'$  with static CMOS gates.

Assuming  $R_{sqn} = 4R_{sqp}$ :  ~~$R_p = 4R_n$~~   $R_p = 4R_n$

- Implement the function F.
- Sketch the Stick diagram for the above function and estimate the area.
- Size the gates so that the worst-case pull up resistance is equal to the worst-case pull down resistance.

Question #2

(a) What value of  $V_{in}$  makes the drain current of the two transistors equal to each other, consider  $L=90nm$ .



Handwritten calculations for Question 2(a):

$P_2$   $V_{DS} \leq 1.2 - 1.2 = 0$   
 $V_{GS} \leq 0 - 1.2 = -1.2$   
 $V_{GT} \leq -1.2 + 0.2 = -1$   
 $V_{DS} < V_{GS} - V_T$   
 $N_2$   $V_{DS} \leq 1.2 - 0 = 1.2$   
 $V_{GS} \leq 1 - 0 = 1$   
 $V_{GT} \leq 0 - 0.5 = -0.5$   
 $V_{DS} > V_{GT}$


$P_2$   $V_{DS} \leq V_D - V_S = 0 - 1.2 = -1.2$   
 $V_{GS} \leq 0$   
 $V_{GT} \leq 0 - 0.2 = -0.2$   
 $V_{DS} < V_{GS} - V_T$

$N_2$   $V_{DS} \leq V_D - V_S = 0 - 0 = 0$   
 $V_{GS} = 1 - 0 = 1$   
 $V_{GT} \leq 1 - 0.2 = 0.8$   
 $V_{DS} < V_{GS} - V_T$

(b) Determine the region of operation (Off, Linear, Saturation, Velocity saturation) in the

*Adhkar*


following configurations. You may assume that all transistors are short-channel devices and have identical sizes,  $V_{DD} = 2.5V$



NMOS:  $V_{Tn} = 0.2V$ ,  $k_n = 115 \mu A/V^2$ ,  $V_{DSATn} = 0.6V$ ,  $\lambda = 0$ ,  $\gamma = 0.4V^{1/2}$ ,  $2\Phi_F = -0.6V$   
 PMOS:  $V_{Tp} = -0.2V$ ,  $k_p = -30 \mu A/V^2$ ,  $V_{DSATp} = -1V$ ,  $\lambda = 0$ ,  $\gamma = -0.4V^{1/2}$ ,  $2\Phi_F = 0.6V$

**Question #3**

(a) Consider the following:



*f = 1*

-For inverters in the figure above, pick the best sizing factor  $S_2$  and  $S_3$  to minimize propagation delay. What is the minimum delay in terms of  $t_{inv}$ ?

-What is the total energy drawn from the supply when the input switches from 0 to  $V_{DD}$ ? *over head*

-If the load is changed to  $C_L = 3000C$ , what is the optimum number of stages and best sizes for the inverters. What is the delay in this case?

(b) Explain briefly the main steps/processes used in fabrication of CMOS devices with schematics.

*Handwritten scribbles and notes at the bottom right of the page.*