


# CMOS logic Gates (NAND, AND, OR, NOR, And OR Inverter)

## 1) NAND $(\bar{A}\bar{B})$

↳ NMOS → series  
 PMOS → parallel

$$-V_{out} + V_{DS} + V_{DS} = 0$$



if  $A=0, B=0$  (logic low)

↳ NMOS → off  
 ↳ PMOS → linear

$$P_A, P_B \rightarrow \text{linear} \Rightarrow I_D = 0 \Rightarrow I_{D, \text{linear}} = K_p \left[ (V_{GS} + V_{T,p}) V_{SD} - \frac{V_{SD}^2}{2} \right] = 0$$

$$\Rightarrow V_{SD} = 0$$

$N_{OH} = V_{DD} \rightarrow$  logic high

A	B	Vout
0	0	1
0	1	1
1	0	1
1	1	0

lies in  
out  
is no

if  $(A, B = 1) \Rightarrow$  logic high  $\rightarrow N \rightarrow$  linear

$P_A, P_B \Rightarrow$  off  $\Rightarrow I_D = 0 \Rightarrow$  output is no

$$I_D (\text{linear}) = K_n \left[ (V_{GS} - V_{T,n}) V_{DS} - \frac{V_{DS}^2}{2} \right] = 0$$

$$\Rightarrow V_{DS} = 0 \Rightarrow \boxed{N_{OL} = \text{Zero}}$$


For symmetry  $s=1$

- Single input  $\Rightarrow \frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$

- 2-Input NAND  $\Rightarrow \frac{W_P}{L_P} = \frac{2.5}{2} \frac{W_N}{L_N}$


- 3-Input NAND  $\Rightarrow \frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$

AND: NAND + Inverter



**[3] NOR  $\delta=1$**

NMOS  $\Rightarrow$  parallel  
 PMOS  $\Rightarrow$  series



- 1) input low  $\Rightarrow (A, B = 0)$   
 $\hookrightarrow N \rightarrow$  off  
 $\hookrightarrow P \rightarrow$  linear

output is pull up

$I_D = 0 \Rightarrow V_{SD} = 0$

$V_{OH} = V_{DD}$

$\hookrightarrow V_{out} = V_{DD} - V_{SD} = V_{SD} = 0$  KVL

- 2) input  $(A, B) \rightarrow (0, 1) \Rightarrow$

$A \rightarrow$  off,  $B \rightarrow$  linear

output is

$P \rightarrow PA$  linear

$\hookrightarrow PB$  off

$\Rightarrow I_D = 0 \Rightarrow V_{SD} = 0$

$V_{OL} = 0$

A	B	F
0	0	1
0	1	0
1	0	0
1	1	0

\* XNOR  $\Rightarrow Z = \overline{A \oplus B}$   
 $= \overline{A\bar{B} + \bar{A}B}$

XOR  $= \bar{a} \cdot b + a \cdot \bar{b}$

For symmetric  $\epsilon = 1$


$$\text{Single Input} \rightarrow \frac{W_P}{L_P} = 2.5 \frac{W_N}{L_N}$$

$$\text{2-Input} \rightarrow \frac{W_P}{L_P} = (2.5)(2) \frac{W_N}{L_N}$$

$$\text{2 input} \rightarrow \frac{W_P}{L_P} = 2.5(2) \frac{W_N}{L_N}$$

(4) OR  $\epsilon = 1$


NOR + Inverter



VI)

# 15] AND-OR Inverter logic function

examples  $\Rightarrow$   $F = \overline{A}C + BD$   
 $N \rightarrow$  ser  
 $P \rightarrow$  parallel



A - Keep the Inverter Until the end.  
- enough to look at NMOS OR PMOS

- For NMOS [  $A.C \Rightarrow$  series,  $BD \Rightarrow$  series ]  $\Rightarrow$  parallel


PMOS  $\Rightarrow$

عشان اعدد المساحة بالسنتيمتر  
 لا NMOS : path من  
 مسنوف اقول اني ان ground  
 مسنوف التوعدي طريت  
 فيه 2MOS ومخرج 3MOS  
 بوجه ان 2MOS

$3 \times \frac{4}{2}$

شان اعدد المساحة  
 بسية لا PMOS  
 path من (VDD -> Vout)  
 بسية الجزء الاول =  $\frac{10 \cdot 2}{2}$   
 الجزء الثاني =  $3 \times \frac{10}{2}$


$F = (A + B + C) \cdot (DE + F)$



series => المساحة  
 parallel => مسنوف MOSFET


if you know that the Invertor : ① NMOS =>  $\frac{W_N}{L_N} = \frac{4}{2} \frac{\mu M}{\mu M}$

Find the Area.




## MOSFET :- 1)

1) N-channel:



2) p-channel:



### for n-channel :- 1)

1) cut-off:

if  $V_{GS} < V_{TN}$   $\rightarrow I_D = 0$   
 $\rightarrow$  threshold voltage.

$$* V_{DS(sat)} = V_{GS} - V_{TN}$$

2) Sat mode:

- $V_{GS} > V_{TN}$
- $V_{DS(sat)} < V_{DS}$

$$* I_D(sat) = \frac{K_n}{2} [V_{GS} - V_{TN}]^2$$

3) Linear mode:

- $V_{GS} > V_{TN}$
- $V_{DS} < V_{DS(sat)}$

$$I_D(\text{linear}) = K_n \left[ (V_{GS} - V_{TN}) \cdot V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$* K_n = \underbrace{\mu_n}_{\text{mobility of } e^-} \underbrace{C_{ox}}_{\text{capacity for oxide}} \underbrace{W}_{\text{width}} \underbrace{L}_{\text{length}}$$

$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \rightarrow \text{permittivity for oxide}$$

$$K_n = K_n' \cdot \frac{W}{L}$$

$t_{ox}$   $\rightarrow$  thickness for oxide layer

for p-channel:

1) cut-off:

\*  $-V_{SG} < -V_{TP}$

\*  $I_{D,p}(\text{off}) = 0$

channel bias  $\leftarrow V_{TP} \Rightarrow -V_c$

2) sat mode

-  $V_{SG} > -V_{TP}$

-  $V_{SD} > V_{SD}(\text{sat})$

-  $V_{SG} = V_{SG} + V_{TP}$

-  $I_D(\text{sat}) = \frac{K_P}{2} [V_{SG} + V_{TP}]^2$


3) linear mode:

-  $V_{SG} > -V_{TP}$

-  $V_{SD}(\text{sat}) > V_{SP}$

-  $I_D(\text{linear}) = K_P \left[ (V_{SG} + V_{TP}) V_{SD} - \frac{V_{SD}^2}{2} \right]$

$\Rightarrow$  for p-channel:



for n-channel

$V_{DS}(\text{sat}) = V_{GS} - V_{TN}$

$V_{GS} = -4$


$V_{GS} = -1$

$V_{DS}$

$K_P = K_P' \frac{W_P}{L_P} \quad \text{and} \quad K_P = \frac{W_P}{L_P} = \frac{10 \mu\text{m}}{2 \mu\text{m}}$



general N-MOS Inverter.



$V_{IN} = V_{GS}$   
 $V_{out} = V_{DS}$   
 $I_D = I_L$

⇒ logic low ⇒  $V_{IN} = V_{GS} < V_{TN}$

Mosfet ⇒ off ⇒  $I_D = 0$  ⇒  $V_{out} = V_{out} = V_{DD}$

Inverter's  
b

⇒ logic high ⇒  $V_{IN} = V_{GS}$  (high value)  $> V_{TN}$

Mos ⇒ linear ⇒  $I_D$  (linear) = ---

$V_{out} = V_{OL}$  (Inverter) =  $V_{DS}$

⇒ Zero drain current active mosfet

How? ⇒ load =  $R_L = \infty$  ⇒ [O.C]

In this case.

by increasing the value of  $R_L$ ,  $I_D \rightarrow 0$ , and transistor is in active mode iff ( $V_{GS}$  lang enough)  $V_{GS} > V_{TN}$


$$I_D(\text{lin}) = K_n \left[ (V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$
 if  $V_{DS} = 0$  ⇒  $I_D = 0$

Example:

$K_n = 80 \mu A/V^2$ ,  $V_{TN} = 2V$ ,  $V_{DD} = 5V$

when  $V_{in} = 5V$  (H),  $V_{out} = 0.6V$

also low input  $V_{in,L} = V_{GS} = 0$



Mos is  
also  
no

high out of low input  $\rightarrow$  zero  $< V_{TN}(2V) \Rightarrow$  MOS off  $\rightarrow$  no current

1)  $I_{DD}(OH) = 0V$ .

out of low input high (5V) (linear)

2)  $I_{DD}(OL) =$

$$I_{DD}(lin) = K_n \left[ \underbrace{V_{GS}}_{V_{in(oh)} = 5V} - \underbrace{V_{TN}}_{2V} \right] V_{DS} - \frac{V_{DS}^2}{2}$$

3)  $P_{cc,avg} = \frac{I_{DD}(OL) + I_{DD}(OH)}{2} \cdot V_{DD}$

**example**


Find the resistance of D-S channel  $R_{DS}$ , for  $V_{GS} = 5V$ ,  $V_{TN} = 1V$ ,  $K_n = 40 \mu A/V^2$  when 1)  $V_{DS} = 3V$  2)  $V_{DS} = \text{Zero}$

**Solution**

$$V_{DS}(sat) = V_{GS} - V_{TN} = 5 - 1 = 4$$

$4 > 3V \Rightarrow$  linear.

since  $V_{DS}(sat) > V_{DS}$



$$V = IR \Rightarrow$$

$$I_D(\text{linear}) = K_n \left[ (V_{GS} - V_{TN}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

$$R_{DS} = \frac{dV_{DS}}{dI_D} \Big|_{V_{GS}} \Rightarrow \frac{1}{R_{DS}} = \frac{dI_D}{dV_{DS}} \Big|_{V_{GS}}$$


$$\Rightarrow R_{DS} = \frac{1}{K_n [(V_{GS} - V_{TN}) - V_{DS}]}$$

when  $V_{DS} = 3V \Rightarrow R_{DS} = 25 K$



$\therefore \therefore = 0 \Rightarrow R = 6,25 K$

$\rightarrow$   $[V_{DS}, R_{DS}]$

## VTC for N-MOS Inverter



$V_{GS}$  کے ساتھ  $I_D$  بڑھتا ہے  
 MOS کی رفتار  
 linear



## power dissipation :-

Static power =  $\frac{I_{DD}(0H) + I_{DD}(1H)}{2} \cdot V_{DD}$

dynamic power =  $C_L \cdot \omega \cdot V_{DD}^2$

- $C_L$ : total load capacitance (F)
- $\omega$ : the switching frequency (Hz)

$P_{total} = P_{static} + P_{dynamic}$

الـ  $P_{static}$  الـ  $P_{dynamic}$  الـ  $P_{total}$   
 الـ  $P_{static}$  الـ  $P_{dynamic}$  الـ  $P_{total}$

\* Mosfet circuit have the lowest power dissipation compared with all digital circuit (T)

ex:

$V_{DD} = 5V$ ,  $f = 0.5 MHz$ ,  $C_L = 10 pF$ ,  
 $I_{DD}(OH) = 5 mA$ ,  $I_{DD}(OL) = 100 \mu A$ , find  
 $P_T$ .

$$\Rightarrow P_{static} = \frac{(5 + 100) \cdot 10^{-6}}{2} \cdot 5 = 262 \mu W$$

$$\Rightarrow P_{dyn} = 10 \cdot 10^{-12} \cdot 0.5 \cdot 10^6 \cdot 2.5 = 125 \mu W$$


$$P_T = 387 \mu W$$

Fan-Out  $\Rightarrow$  capacitance.

$L_1$  is measured by  $C_L$ .


\* during charge load (o/p L  $\rightarrow$  H)  
 i/p  $\Rightarrow$  (H  $\rightarrow$  L)  $\Rightarrow$  [linear  $\rightarrow$  off] (charge)

Inverter



$$I_L = I_{ch} = C_L \frac{dv_{out}}{dt}$$

2] during discharging of CL (O/P → (H → L)) i/p → (L → H)  
 ⇒ [off → linear] discharge



$$I_{Dis} = I_{CL} = -C_L \frac{dv_{out}}{dt}$$

**Example ⇒** Find Max (C), if  $I_{CRG} = 50 \mu A$ ,  
 $I_{Dis} = -20 \mu A$ ,  $\Delta t = 2 \mu s$ ,  $V_{OL} = 0.5$ ,  $V_{OH} = 5$

$$I = C_L \frac{dv_{out}}{dt} \Rightarrow C_L \int_{t_1}^{t_2} I dt = \int_{v_1}^{v_2} C_L dv_{out}$$

$$I (\Delta t) = C_L (\Delta V)$$

$$C_L = \frac{I \Delta t}{\Delta V}$$

$$= 50 \mu A \cdot \frac{50 \mu s}{5 - 0.5} \leftarrow \text{for changing } v(H-L)$$

$$= \underline{11.1 \text{ pF}}$$

وقت التفرغ = 4.44 ← for discharge

$$\bar{I} = -20$$

$$\Delta V = v(L-H)$$

check:

$$\text{if } C = 11.1$$

$$\text{for charging } \Rightarrow \Delta t = \frac{C_L \Delta V}{I_{ch}} = \boxed{2 \mu s} \checkmark$$

$$\text{for discharge } \Rightarrow \Delta t = \boxed{2.5 \mu s} \times$$

فصل الاختيار / احنا بننا اكلر من الامعة بكمية اقل من اقل السعة والتسريع

$$\text{if } C = 4.44$$

$$\text{for charge } \Rightarrow \Delta t = 0.4 \mu s \checkmark$$

$$\text{for discharge } \Rightarrow \Delta t = 2 \mu s \checkmark$$

$$\text{oo } \boxed{C_L = 4.44 \text{ pF}}$$

## Noise Margin:

هو معامل يُدر أفض جهد ضوضاء عليه أن يضاف إلى مستويات الإدخال  
والذي يُؤثر على استقرار الخرج

$V_{OH}$	High	$NMH$	H	$V_{IH}$
	مدى جهد الخرج عبر محركات / مقبول		مدى جهد دخل حين مقبول / مقبول	
$V_{OL}$	low	Noise Margin Low	L	$V_{IL}$

بإيجاد معاملات لـ (NM)

NMH

( $\infty$ )

NML

(1)

لـ هو الفرق بين أعلى جهد عالي في الخرج وأعلى جهد عالي في الدخل

لـ هو الفرق بين أقصى جهد منخفض في الدخل وأقصى جهد منخفض في الخرج

$$\hookrightarrow NMH = V_{OH} - V_{IH}$$

$$\hookrightarrow NML = V_{IL} - V_{OL}$$







## Fan In and Fan Out

\* **fan-out**: هو رقم عدد البواب المنطقية التي يمكن توصيلها إلى خرج بوابة منطقية بدون أن يتأثر أداء هذه البوابة.

(في Fan-out)  $I_{OH}$  -  $I_{IH}$

$$F_{OH} = \left( \frac{I_{OH}}{I_{IH}} \right)_{\max}$$


$$F_{OL} = \left( \frac{I_{OL}}{I_{IL}} \right)_{\max}$$



## Fan-In (F\_IL)

هو رقم عدد البواب المنطقية التي يمكن توصيلها إلى دخل بوابة منطقية بدون أن يتأثر أداء هذه البوابة.

کے منبع کا سہ سہائی  
میں



← H میں انتقال  
L

$$t_p = \frac{t_{PHL} + t_{PLH}}{2}$$

$$F_{OH} = \left( \frac{I_{OH}}{\bar{I}_{IH}} \right)_{\max} \quad ; \quad F_{OL} = \left( \frac{I_{OL}}{\bar{I}_{IL}} \right)_{\max}$$


$$TTL \Rightarrow P_{avg} = V_{CC} \cdot \left( \frac{I_{CCH} + \bar{I}_{CCL}}{2} \right)$$

$$CMOS \Rightarrow P_{avg} = V_{CC} \cdot \bar{I}_{CC}$$


Inverter:

schematic diagram

static diagram




Layout:




NAND  $\Rightarrow \overline{A \cdot B}$


schematic diagram



static diagram




layout diagram:




**NOR  $\overline{A+B}$**



**static diagram**



**Layout diagram :-**





$$F = \overline{A + BC + DE}$$





$F = A(B+C) + DE$

Schematic Diagram




Euler's Path (0=1)



CBADE

Stick diagram



capacitance

$$I_{DS} = Q/T \quad (1)$$

$$C = \frac{\epsilon_0 A}{L_{ox}} \quad , \quad C_{ox} = \frac{C}{A} = \frac{\epsilon_{ox}}{L_{ox}}$$

$$Q = C V \\ = \frac{\epsilon_{ox} A}{L_{ox}} [(V_{GS} - V_T) - V]$$

$$Q = C_{ox} W L [(V_{GS} - V_T) - V]$$

sub in (7)

$$I_{DS} = C_{ox} W \frac{L}{T} [(V_{GS} - V_T) - V]$$

$V_d = \mu E$   $I_{DS} = C_{ox} W (V_d) [(V_{GS} - V_T) - V]$

$$I_{DS} = C_{ox} W (\mu E) [(V_{GS} - V_T) - V]$$

$$I_{DS} = \mu C_{ox} W [(V_{GS} - V_T) - V] \frac{dV}{dx}$$

$$\int_0^L I_{DS} dx = \int_0^{V_{DS}} \mu C_{ox} W [(V_{GS} - V_T) - V] dV$$

$$I_{DS} (L - 0) = \mu C_{ox} W [(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2}]$$

$$I_{DS} = \mu C_{ox} \frac{W}{L} [(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2}]$$

for small  $V_{DS} \Rightarrow$

$$I_{DS} = \mu C_{ox} \left(\frac{W}{L}\right) [(V_{GS} - V_T) V_{DS}]$$

$$V_{DS} = V_{GS} - V_T \Rightarrow \text{saturation}$$

$$\Rightarrow I_{DS} = \frac{1}{2} \mu C_{ox} \left(\frac{W}{L}\right) (V_{GS} - V_T)^2$$