Remind me later

Back-to-School savings now on! Purchase before September 30th, and get 25% off Socrative Pro. 🛐 Enter coupon code "BTS20" at checkout. Learn More

KH1STSEM2021



Enable Sharing

偂

个

۲Ð

Ш

SOC-51558169

ENCS333_SEC2_QZ2

Align Quiz to Standard

- Threshold voltage in CMOS can be defined ----- ? SELECT ALL RIGHT ANSWER
- A The Threshold voltage, VT for a MOS transistor can be defined as the voltage applied between the gate and the drain of the MOS transistor below which the gate to source current, IGS effectively drops to zero
- **B** The Threshold voltage, VT for a MOS transistor can be defined as the voltage applied between the gate and the bulk of the MOS transistor below which the drain to source current, IDS effectively reach maximum value
- **C** The Threshold voltage, VT for a MOS transistor can be defined as the voltage applied between the gate and the source of the MOS transistor below which the drain to source current, IDS effectively drops to zero
- **2.** NMOS transistor can be molded as ------ (select all that apply)
- **A** open circuit all the time

2020		Socrative	
	D		\downarrow
	С	short circuit in cutt off	•
	D	resistive load in leaner region	(+)
	3.	There are four main different layers in MOS transistors which are	
	Α	Drain , Source, Gate , bulk	圃
	в	capacitance , resistance, inductance , voltage	
	С	waver , package, diod , voltage	1
	Ŭ	waver, paokage, aloa, vokage	\checkmark
			Ð
	4.	The transistor current changes with the operating temperature but is not affected by mobility	
			圃
		False	$\mathbf{\uparrow}$
			\checkmark
			(+)
	5	As the channel length decreases, the depletion region below the	
	5.	gate can no longer be approximated as a rectangular region. So, L	
			圃
	Α	does not change	\uparrow
	в	increases	L
	C	decreases	•
	\sim		c1+1

Ð

	in Vt.	圃
A	decrease	\uparrow
В	increase	\checkmark
		(+)

7. For MOS devices, leakage current occurs in what region

Α	Linear	圃
В	Saturation	\uparrow
С	cutt off	\checkmark
		æ

8.	For the same VDS, as VGS increases, The IDS will	
Α	increase	圃
В	decrease	↑
С	does not change	\checkmark
D	has no effect	(+)

- 9. Hot-e degradation will occure when : When,
- **A** a MOS transistor is in Linear region, , the electric field across the pinch-off region may be high enough that carriers gain there enough energy to excite electron-hole pairs.
- **B** a MOS transistor is in cutt off region, the electric field across the pinch-off region may be high enough that carriers gain there enough

靣

ፐ

-F

- energy to excite electron-hole pairs.
- C a MOS transistor is in saturation , the electric field across the pinch-

off region may be high enough that carriers gain there enough energy to excite electron-hole pairs.

D In all regions

Add a Question

Multiple Choice

True / False

Short Answer

