MOS Mode of operation

Equivalent circuit of an NMOS transistor with all terminals biased to ground

NMOS transistor with a 0<*VGS*<*VTH*.

- current cannot flows between Source and
- Drain, and the device is still in cut-off region.

Linear or triode region

- When *VGS*>*VTH*, the NMOS transistor is on, i.e. the conducting channel is formed, then a current flow
- between Source and Drain can exist.

$$
I_{DS} = \frac{N'q}{t_d} = \frac{Q_{ch}}{t_d}
$$

$$
Q_{ch} = C_{ox} L^{\cdot} W^{\cdot} (V_{GS} - V_{TH}) = C_{ox} L^{\cdot} W^{\cdot} V_{ov}
$$

$$
\mathcal{C}_{ox} = \frac{\varepsilon_{ox}}{t_{ox}}
$$

- L_{min}
	- In standard CMOS technologies of the last twenty years *tox* is about fifty times lower than the minimum channel length *Lmin*
	- $t_d = \frac{L}{v_d}$ Drift time, t_d , is directly proportional to the channel length L, and inversely proportional to the drift velocity of electrons, *vd*,

Linear or triode region

- $v_d = \mu_n \varepsilon_y$ Drift velocity, vd, is proportional to the horizontal electric field, εy,
	- $\varepsilon_{y} = \frac{V_{DS}}{I}$ • where *μn* is the electron mobility in the channel. The value of the horizontal electric field, εy, ls'

$$
I_{DS} = \mu_n \cdot C_{ox} \cdot \frac{W}{L} \cdot (V_{GS} - V_{TH}) \cdot V_{DS} = 2 \cdot k_n \cdot V_{ov} \cdot V_{DS}
$$

$$
k_n = \frac{1}{2} \cdot \mu_n \cdot C_{ox} \cdot \frac{w}{L}
$$

the NMOS transistor acts like a variable resistance, *Ron*, whose value depends on *Vov*

$$
R_{on} = \frac{1}{2 \cdot k_n \cdot (V_{GS} - V_{TH})} = \frac{1}{2 \cdot k_n \cdot V_{oi}}
$$

Linear or triode region

• a more accurate calculation of the channel charge is get by adding $V_{\text{ps}}/2$

$$
Q_{ch} = C_{ox} L^{\cdot} W^{\cdot} \left(V_{GS} - V_{TH} - \frac{V_{DS}}{2} \right)
$$

$$
I_{DS} = \mu_n \cdot C_{ox} \cdot \frac{W}{L} \cdot \left(V_{GS} - V_{TH} - \frac{V_{DS}}{2} \right) \cdot V_{DS} = 2 \cdot k_n \cdot \left(V_{ov} - \frac{V_{DS}}{2} \right) \cdot V_{DS}
$$

Saturation region

$$
V_{GD} = V_{GS} - V_{DS} = V_{GS} - (V_{GS} - V_{TH}) = V_{TH}
$$

$$
I_{DS} = \frac{1}{2} \cdot \mu_n \cdot C_{ox} \cdot \frac{W}{L} \cdot (V_{GS} - V_{TH})^2 = k_n \cdot (V_{GS} - V_{TH})^2 = k_n \cdot V_{ov}^2
$$

As *VDS* approaches *VGS‐V*TH, the channel charge approaches zero at the Drain end.

In facts, the channel charge is sustained by a Gate‐Drain voltage, *VGD*, at the drain side, which is less than *VGS* at the Source side. When *VDS* compensates for the overdrive voltage *VGS‐V*TH, *VGD* results to be equal to the threshold voltage *VTH*

Saturation region

 $L_{eff} = L - \Delta L$

Weak inversion-leakage

Vsur $I_{DS} = I_{S} e^{-vt}$

$$
I_{DS} = I_0 e^{\frac{V_{GS}}{nVt}}
$$

Summary for NMOS

$$
\frac{\mu_n}{\mu_p}\cong 2.5
$$

As in the PMOS transistor, *I*_{*SD*} is due to the drift of holes, the hole mobility, μ_p, has to be considered. The mobility of holes is quite less than electrons**,**

Therefore, a PMOS transistor has to be larger than a NMOS transistor in the same bias conditions in order to provide the same current.

