


= ملا حظة مهمه :

التلخيص مش شامل ، في عدد من
المحاضرات ما حضرها آكثرت منها
+ اذا حد الله على أي غلط بينه
بغدل النوتيس و اذا عندكم اشياء
رئيفها بصير برضو .
و شكرا .

Lec 4 : Cont


- ال Source يربط مع القوالب الأعلى و ال Drain مع القوالب الأقل
- ال Bulk يشبك على الجواند و يمكن ما نربطه الترمينال الرابع
- في Capacitor يتولد بين ال gate و ال oxide



• Increasing V_T causes the device to be slower

- يتأخر ال device بسبب زيادة V_T
- السويشيس R_{on} ال ال ال
- يتأثر على الوقت (تقليل V_T)

Related to R_{on} for the transistor




• برفع V_T مشان ال سيخ دبو أقل


• for NMOS, when $V_{gs} > V_T$, $V_{ds} = 0$
 ↳ cutoff region (بعدم ليخج بورد)

• when $V_{gs} - V_T > V_{ds} > 0$
 ↳ linear region

ليس المنطقة النشطة
هناك منظورها؟




ال gate يجذب الالكترونات
الى بار Substrate و يجذب
الالكترونات بقوى ال Source فيس
المنظور هناك



ليس فيس pinchoff region
بار n-device و ال p-device
في holes.

ال n-device يوجه للسعة من ال H → L ال p-device
من ال L → H

We treat the device as constant current
Source in the saturation region.



slope = λ (عارة صغير)
من ال ليس هيك ليس
ارفع V_{ds} و يتحصن على نوع
الشارة
يعتبره analog signal فلو بنهم
analog Device
اشغلوا جهاز ال region
"مش موهوبنا"

If we consider CLM it exists, if not we don't use it

$$I = \mu \cdot \frac{w}{L} (V_{gs} - V_T)^2 (1 + \lambda V_{ds})$$

ال المنطقة التي يتصل بين ال Saturation و ال linear region هو

$$V_{ds} = V_{gs} - V_T$$

مشكلة ال Ron بالليز ليس "واله اعلم ليس"

ال leakage current و cutoff

• ال ~~cut off~~ Drain و ال Source ينهروا كونه
 فيصير عتيد منوم تحت ال gate عشان كده ال length
 نبع ال Device بقل .


• ال p-device ايتا من ال n-device كونه ال holes ايتا
 من ال electrons .

• بتكبر ال p-device width عشان بتسرع و دليها ال p أكبر
 من ال n عشان ال mobility تتساوى .

• كل ما تزيد الحرارة الجهاز بيس ايتا .



• كل مادة في ال CMOS ايتا ال capacitance .

Lec 5:



• How to make the device more reliable ?



لما تزيد الحرارة على ال Drain بيس في ال Hot electrons





الشيخ ودا

لما يرفع ال V_D وتنقص تساوي V_{gs} ينقص عنده تناظر بين ال V_D و V_{gs} حوالين ال D و ال S ويجوا من جهة ال S ، ينقص التناظر و ال channel ينقص اقل و ال V_D يتناقص بتناقص V_{gs} ال $oxide$ ال $oxide$ يكون يقول عنه *pinch off*

[channel length modulation] ال $oxide$ هو جاتر عن V_T و بصغر ال V_D ينقص التناظر ال V_D مع V_{gs} يتكسب طاقة و "pinch off the oxide" التيار ينقص اقل و V_{gs} يقل ال $width$ ال $oxide$ ال $oxide$ يتناقص في ال $oxide$ اول $oxide$ ال $oxide$ ال $terminal$ ال $terminal$ ال $terminal$



PMOS $L \rightarrow H$  R_{on} depends on the width





Poor (1) and good (0)
device is on

$$V_{gs} = V_g - V_s > V_T$$


$$V_s < V_g - V_T$$

أكبر فتحة ممكنة ال L تنزل





Maximum voltage difference between Source, Drain $V_{GT} - V_T$





"pass gate"


دو طرفی (maximum) میں کی وجہ سے
و بڑھ (الاستیٹیٹی) زیادہ ہو گا
good (1) and good (0)

"When we want to pass data only"

دیشک inverter سے (output) عشان تغییر (output) ما یا اثر
سی (input) (یعنی) D و (S)


Lec 6.






we change the p-device width such that $R_p = R_n$

V_{in}	PMOS	NMOS	
0	on	off	C will charge
$0.5V_{cc}$	on	on	
V_{cc}	off	on	C will discharge




يعرف السعة بين w_p و w_n بالتقريب
 لو عينا الـ p-device و الـ n-device ON افترجوا اذا ال
 capacitor مستخون بـ I_{short} و اذا مش مستخون
 بـ I_{short} القار بـ I_{short}

changing C from 1nF to 2nF will increase the delay (slope),
 => thus, we will need to change the device to minimize the delay.



Question:






$$\text{delay} = \max(\text{p-delay}, \text{N-delay})$$

$$= 22 \text{ ps}$$



changing the width of the p-device from $w=1$ to $w=2$ faster charging
Higher internal capacitor on PMOS so it discharges on NMOS







skew making on edge faster than the other



to make Rising & falling time equal


Series $\rightarrow W \times N \rightarrow R_{in}$

Parallel \rightarrow no change \rightarrow worst case (only one device is on)




$$F = \overline{a \cdot (b+c)} = \overline{a} \cdot x$$


دعا في طريقة القبول
بما هو الخرج




$$F = \overline{\underbrace{a \cdot b}_x + \underbrace{c \cdot d}_y} = \overline{x + y}$$



$$G = \overline{(x + y) \cdot (z + w)}$$



NMOS logic (will be discussed later)



◦ We can extract the function using the

* N-tree


Series \Rightarrow and

Parallel \Rightarrow or

* For P-tree


Series \Rightarrow or

Parallel \Rightarrow and





$$F = a \oplus b = \bar{a} \cdot b + a \cdot \bar{b}$$

\Rightarrow input is as :



◦ 2-to-1 Mux

constructed from
two "pass-gates"
⇒ discussed previously
⇒ aims to get good "1"
and good "0"




◦ Structured layout

1) process

2) DRC [design rules check]

3) $\lambda \Rightarrow 2\lambda = L$ [allows for scalable device]


↳ n+, metal] each one has its
P+, di] design rules




◦ Contact : poly / diffu / metal / poly: gate

↳ device / poly / diffu (N, P)

◦ Vias : metal layers /





• every metal has a direction [horizontal/vertical]
 ↳ # except for metal 1, where it can go in both directions



• ترتیب الیمنتها P-device و n-device بجزایر و اینها
 از V_{cc} و V_{ss} است

• Inverter :




• مساحتها را بنویسید

[half-design rule]


↳ مساحتها بین در device و در boundaries

• ای اینها در cell (همه Pin)
 • ای اینها در و اینها در [استند استند]
 • مساحتها در Port

• مرکز از boundary بیرون اجزا و در device طبع لایه




• Buffer:






• أحياناً بتزید المساحة بين NMOS و PMOS عشان انا
 اظهوريت أكبر در Device مستقبلاً آتور [زي أكبر ال width]
 • مثلاً عشان اعمل ال R في ال trees مسالوبان
 [ما بتكون مسالوبان بل Design rules]



الأفضل أرسماً أو تصميم Buffer بطريقة ثانية عشان
أوفر مسطرة ويصير الجهاز أسع .




• Stick Diagram



• linking or fingers:

linking or fingers




- Instantiation is used to distinguish the devices from each others.

fixed width, vary high
or fixed high, vary width ←

عشان نشیک
Cell مع
open

بمقابل بالعب مع abstract
مثلا (سبيل) metal فوق cell تانية
عشان اتقدر بغير اسبيل اول

zone: (حلي عني سبيل عشان
اتقدر اتبني layers بالخطوات لقدام




لو ما - حيت ار zone مثلا بيدي من اعلى short circuit لو
- حيت م فوق م

بعض channel عشان اصبو metal layers عشان
دشهر على ال routing و ال قديش (سبيل) فوق ال cells
بالش رخص م short
* بنحنا رقع ال metal - سب ال مساهة وحسب قديش م
مساهة > track


• "CMOS Complementary logic"

Previous lecture



oxide الجاتة [gate or polysilicon] الجاتة ال
 . NMOS فيه النيوترن N و P
 . V_T الجاتة بفرق بين تيار

- NMOS $V_d > V_s \Rightarrow$ to detect which terminal is the drain and which is the source



$V_{gs} < V_t \Rightarrow$ off

$V_{gs} > V_t \Rightarrow$ on


\hookrightarrow linear region

$V_{ds} < (V_{gs} - V_t)$

$$Q = C \cdot V$$

$$\hookrightarrow \frac{C_0 \cdot A^{(L, W)}}{t_{ox}}$$

$$\leftarrow \frac{1}{2} (V_{gs} - V_t)$$




$$\frac{dQ}{dE} = C \cdot \frac{dV}{dE} \Rightarrow C_d = \frac{\epsilon_r \cdot W \cdot L}{t_{ox}} \cdot \frac{1}{2} \frac{(V_{gs} - V_t)(V_{gs} - V_t)}{L^2}$$

$$\frac{\text{السعة}}{\text{السرعة}} \rightarrow \frac{L}{\mu_e E} = \frac{L}{\mu_e (V_{gs} - V_t)} = \frac{L^2}{\mu_e (V_{gs} - V_t)}$$

$$i_d = \frac{1}{2} \frac{\epsilon_0 \mu_e W}{C_{ox} \cdot L} (V_{gs} - V_t)^2$$

$$i_{dn} = \frac{1}{2} C_{ox} \cdot \frac{W}{L} \cdot (V_{gs} - V_t)^2$$

إذا كان الأسرع يتكون \rightarrow ينخفض W غالباً "عشان تقدر حارة أكثر".
حارة أكثر




Notes: - How to evaluate performance of a digital circuit?

- Cost
- Reliability
- Speed/Performance (delay, frequency)
- Power

"height is fixed"

$$R_{\text{line}} = \frac{\rho \cdot l}{A}$$

$$\text{Resistance} = \frac{\text{length} \times \text{resistivity}}{\text{width} \times \text{height}}$$



A square

$$R_s = \frac{\rho}{\text{height}}$$

$$R_{\text{line}} = R_s \cdot \frac{L}{W}$$


- Contacts are used to shrink standard cells.
- ~~Parallel plate capacitance:~~

$$C_{\text{line}} = \frac{\epsilon_{\text{ox}} \cdot (W \cdot L)}{\epsilon_{\text{ox}}} \leftarrow \text{Area}$$

- RC time constant of interconnect line

$$\tau = R_{\text{line}} \times C_{\text{line}}$$

- Parallel plate capacitance & width x length spacing



- Via Resistance Model:

$$R = \text{res} * (1 + (t_{\text{ex}} * (\text{temp} - 25)))$$

are given



• process node: length of Gate

$$\bullet \text{ Cost per IC} = \frac{\text{variable cost per IC}}{\text{Volume}} + \frac{\text{fixed cost}}{\text{Volume}}$$

$$\frac{\text{cost of die} + \text{cost of die test} + \text{cost of packaging}}{\text{final test yield}}$$

$$\bullet \text{ cost of die} = \frac{\text{cost of wafer}}{\text{dies per wafer} \times \text{die yield}}$$


$$\bullet \text{ Yield} = \frac{\# \text{ of good chips per wafer}}{\text{Total \# of chips per wafer}} \times 100\%$$

$$\bullet \text{ Dies per wafer} = \frac{\pi \times (\text{wafer diameter}/2)^2}{\text{die area}} = \frac{\pi \times \text{wafer diameter}}{\sqrt{2 \times \text{die area}}}$$

$$\bullet \text{ die Yield} = \frac{1}{1 + \text{defect per unit area} \times \text{die area}} \propto \frac{1}{\lambda^2}$$

$$\text{die cost} \propto \frac{1}{(\text{die/wafer} \propto \text{die area}^{-1}) (\text{yield} \propto \text{die area}^{-2})} \propto \text{die area}^4$$

• RC delay estimates:



→ Penfield-Rubenstein model estimates:

$$\text{Delay} = \sum_i \left(\sum_{j=1}^i R_j \right) C_i$$

• Cross capacitance: any capacitance between nets, which are non DC nets.


attacking: signal that has cross capacitance

victim: signal we are analyzing.

$i(t) = C \frac{dV(t)}{dt} \Rightarrow$ bigger or smaller than the DC case
it depends on the switching direction of the victim and the attacking

• Miller effect ~~what~~ the effective capacitance between the line and the ground changes

• Lumped line model: assumes all the capacitance line and load, is located at the end of the line



↳ as the RC delay increases, the lumped RC model is less accurate.

• Fringing capacitance: as the process dimensions get smaller the ratio (T/w) and (T/H) increases.

→ T has to increase for better resistance

→ fringing capacitance become more significant


• Distributed line model; "more accurate"

→ is built of many segments, and each segment is modeled as lumped RC model.


"a simulation is needed to calculate the RC delay"

• Capacitance: Parallel Plate Model

$$C_{int} = \frac{\epsilon_{di}}{t_{di}} \cdot w \cdot l$$



• Elmore delay



$$\tau_{Elmore} = R_1 C_1 + (R_1 + R_2) C_2 + (R_1 + R_2 + R_3) C_3$$

• Basic steps for CMOS IC fabrication:

1) - Wafer Production
- Epitaxial Growth

2) Masking: to protect other parts when working on specific place or area of the wafer.

3) Etching: it removes material selectively from the surface of wafer to create patterns.
- patterns are defined by etching mask

4) - Doping: to alter the electrical character of silicon with atom with one less electron and atom with one more electron

- Atomic diffusion:

p and n regions are created by adding dopants into the wafer. the wafers are placed in an oven made of quartz and is surrounded with heating elements.

- Ion ~~implantation~~ implantation:
another method for doping.

⇒ dopant gas will be ionized, then it provides a beam of high energy dopant ions to the specified regions of wafer