

Question 1 (15)

- 1- Describe PMOS, NMOS Explain how they work? I am not looking for ON/OFF answers. A discussion of the V_{gs} Id curve and region of operation should ensue. (5points)

If $V_{ds} = 0$,

| | |
|--------------|-------------------|
| Accumulation | $V_{gs} \ll V_t$ |
| Depletion | $V_{gs} \sim V_t$ |
| Inversion | $V_{gs} > V_t$ |

If $V_{ds} > 0$,

| | |
|-------------|-----------------------------------|
| Unsaturated | $V_{gs} - V_t > V_{ds}$ |
| Saturation | $V_{gs} - V_t < V_{ds}$ |
| Cutt-off | Current flow is essentially zero. |

- 2- How do you evaluate performance of a digital circuit, please name at least three? (3 points)

- Area/Cost
- Reliability
- Scalability
- Speed (delay, operating frequency)
- Power dissipation
- Energy to perform a function

2. **Yield & Defects : What is the yield and how do we calculated ? (2 points)**

$$Y = \frac{\text{No. of good chips per wafer}}{\text{Total number of chips per wafer}} \times 100\%$$


3. **What are the three types of power? (5 points)**

- $p(t) = v(t)i(t) = V_{supply}i(t)$
- **Peak power:**
- $P_{peak} = V_{supply}i_{peak}$
- **Average power:**


$$P_{ave} = \frac{1}{T} \int_t^{t+T} p(t) dt = \frac{V_{supply}}{T} \int_t^{t+T} i_{supply}(t) dt$$

Question 2 (25)


1. What type of logic function does these circuit do? (12 points)




AND




NOR



OR




NAND




2. Given the truth table below, (8 points)

- 1- Draw the CMOS circuit in transistor level
- 2- Draw the layout stick diagram

| A | B | Out |
|---|---|-----|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |




3- Given a complex gate as shown below, what the function of the circuit? (5 points)




$F = ((A+B).C)'$

Question 4 (25)

1. Draw the CMOS transistor level for this complex Gate and draw the stick diagram for it $F = E + (AB) + CD$ (15 points)





2. Consider the following figure below, what type of logic gate is this? Do you think the designer balance the rise and fall time? (10 points)



NAND2. The pull-up network has two PMOSFETs in parallel and the pull-down network has two NMOSFETs in series. Interestingly, we can see that the designer didn't balance t_{phl} and t_{plh} .

Question 4 (25)

Draw static and dynamic implementation for $F=(C+B).A$ (10 points)




4- What is the output voltage of each of these devices: (15 points)


- If $V_{gd} < V_t$, channel pinches off near drain when $V_{ds} > V_{dsat} = V_{gs} - V_t$

$$I_{ds} = \begin{cases} 0 & V_{gs} < V_t & \text{Cutoff} \\ \beta (V_{gs} - V_t - V_{ds}/2) V_{ds} & V_{ds} < V_{dsat} & \text{Linear} \\ \frac{\beta}{2} (V_{gs} - V_t)^2 & V_{ds} > V_{dsat} & \text{Saturation} \end{cases}$$

- Example, pass transistor passing VDD $V_g = V_{DD}$ If $V_s > V_{DD} - V_t$, $V_{gs} < V_t$ Hence, transistor would turn itself off











What would be the voltages on the different nodes?




Assume: initial voltage of 0.5V on all the internal nodes

$V_{dd} = 1.0V$, $V_{tn} = 0.2V$ and $|V_{tp}| = 0.2V$








Question 4 (10)

Consider a three transistor circuit as shown in figure below. $V_{DD}=2.5V$ and input signal switch between 0 and V_{DD} with sharp rise and fall times. All transistor are minimum length $l=0.25\mu m$, transistor width $W_2=2\mu m$, $W_1=1\mu m$. Note: ignore body effect. Find M_3 transistor width such that the switching point of the inverter (V_m) is placed in the middle of V_x signal swing (10 points)



$$V_{IN} = 2.5V \rightarrow V_{XN} = \frac{V_{DD} + V_{DD} - V_{DD}}{2} = 2.5 - 0.4 = 2.1V$$

$$V_{IN} = 0 \rightarrow V_{XL} = 0V$$

$$V_m = \frac{V_{XN} - V_{XL}}{2} = 1.05V$$

At $V_{out} = V_m$, $V_{DS} = -1.45V$ for PMOS M_2 and $V_{DS} = 1.05V$ for NMOS M_3 , which means both M_2 and M_3 are velocity saturated ($V_{DSATP} = -1$, $V_{DSATN} = 0.6$).

We know for the inverter $I_{M2} = I_{M3}$, so we can solve for the width of M_3 using the velocity saturated current equations.

$$\frac{I_{DS3}}{I_{DS2}} = \frac{W_n k_n' V_{DSATN} (V_m - V_{tn} - \frac{V_{DSATN}}{2})}{W_p k_p' V_{DSATP} ((V_{DD} - V_m) + V_{tp} + \frac{V_{DSATP}}{2})} = 1$$

$$\frac{W_p}{W_n} = \frac{k_n' V_{DSATN} (V_m - V_{tn} - \frac{V_{DSATN}}{2})}{k_p' V_{DSATP} ((V_{DD} - V_m) - V_{tp} - \frac{V_{DSATP}}{2})} = 1.46; \quad W_n = \frac{W_p}{1.46} \approx 1.37 \mu m$$