## Problems

3.1 The hypothetical machine of Figure 3.4 also has two I/O instructions:

0011 = Load AC from I/O 0011 = Store AC to I/O

In these cases, the 12-bit address identifies a particular I/O device. Show the program execution (using the format of Figure 3.5) for the following program:

- Load AC from device 5.
- Add contents of memory location 940.
- Store AC to device 6.

Assume that the next value retrieved from device 5 is 3 and that location 940 contains a value of 2.

- 3.2 The program execution of Figure 3.5 is described in the text using six steps. Expand this description to show the use of the MAR and MBR.
- 3.3 Consider a hypothetical 32-bit microprocessor having 32-bit instructions composed of two fields: the first byte contains the opcode and the remainder the immediate operand or an operand address.
  - a. What is the maximum directly addressable memory capacity (in bytes)?
  - Discuss the impact on the system speed if the microprocessor bus has
    - a 32-bit local address bus and a 16-bit local data bus, or
    - a 16-bit local address bus and a 16-bit local data bus.
  - c. How many bits are needed for the program counter and the instruction register?
- 3.4 Consider a hypothetical microprocessor generating a 16-bit address (for example, assume that the program counter and the address registers are 16 bits wide) and having a 16-bit data bus.
  - a. What is the maximum memory address space that the processor can access directly if it is connected to a "16-bit memory"?
  - b. What is the maximum memory address space that the processor can access directly if it is connected to an "8-bit memory"?
  - c. What architectural features will allow this microprocessor to access a separate "I/O space"?
  - d. If an input and an output instruction can specify an 8-bit I/O port number, how many 8-bit I/O ports can the microprocessor support? How many 16-bit I/O ports? Explain.
- 3.5 Consider a 32-bit microprocessor, with a 16-bit external data bus, driven by an 8-MHz input clock. Assume that this microprocessor has a bus cycle whose minimum duration equals four input clock cycles. What is the maximum data transfer rate across the bus that this microprocessor can sustain, in bytes/s? To increase its performance, would it be better to make its external data bus 32 bits or to double the external clock frequency supplied to the microprocessor? State any other assumptions

you make, and explain. Hint: Determine the number of bytes that can be transferred per bus cycle.

3.6 Consider a computer system that contains an I/O module controlling a simple key-board/printer teletype. The following registers are contained in the processor and connected directly to the system bus:

INPR: Input Register, 8 bits OUTR: Output Register, 8 bits

FGI: Input Flag, 1 bit FGO: Output Flag, 1 bit IEN: Interrupt Enable, 1 bit

Keystroke input from the teletype and printer output to the teletype are controlled by the I/O module. The teletype is able to encode an alphanumeric symbol to an 8-bit word and decode an 8-bit word into an alphanumeric symbol.

- Describe how the processor, using the first four registers listed in this problem, can achieve I/O with the teletype.
- Describe how the function can be performed more efficiently by also employing IEN.
- 3.7 Consider two microprocessors having 8- and 16-bit-wide external data buses, respectively. The two processors are identical otherwise and their bus cycles take just as long.
  - a. Suppose all instructions and operands are two bytes long. By what factor do the maximum data transfer rates differ?
  - Repeat assuming that half of the operands and instructions are one byte long.

## Answers to Problems

3.1 Memory (contents in hex): 300: 3005; 301: 5940; 302: 7006

Step 1:  $3005 \rightarrow IR$ ; Step 2:  $3 \rightarrow AC$ 

**Step 3:**  $5940 \rightarrow IR$ ; **Step 4:**  $3 + 2 = 5 \rightarrow AC$ 

Step 5:  $7006 \rightarrow IR$ ; Step 6: AC  $\rightarrow$  Device 6

- 3.2 1. a. The PC contains 300, the address of the first instruction. This value is loaded in to the MAR.
  - **b.** The value in location 300 (which is the instruction with the value 1940 in hexadecimal) is loaded into the MBR, and the PC is incremented. These two steps can be done in parallel.
  - c. The value in the MBR is loaded into the IR.
  - 2. a. The address portion of the IR (940) is loaded into the MAR.
    - **b.** The value in location 940 is loaded into the MBR.
    - c. The value in the MBR is loaded into the AC.
  - 3. a. The value in the PC (301) is loaded in to the MAR.
    - **b.** The value in location 301 (which is the instruction with the value 5941) is loaded into the MBR, and the PC is incremented.
    - The value in the MBR is loaded into the IR.
  - 4. a. The address portion of the IR (941) is loaded into the MAR.
    - b. The value in location 941 is loaded into the MBR.
    - c. The old value of the AC and the value of location MBR are added and the result is stored in the AC.
  - 5. a. The value in the PC (302) is loaded in to the MAR.
    - **b.** The value in location 302 (which is the instruction with the value 2941) is loaded into the MBR, and the PC is incremented.
    - c. The value in the MBR is loaded into the IR.
  - 6. a. The address portion of the IR (941) is loaded into the MAR.
    - **b.** The value in the AC is loaded into the MBR.
    - c. The value in the MBR is stored in location 941.
- 3.3 a.  $2^{24} = 16$  MBytes
  - b. (1) If the local address bus is 32 bits, the whole address can be transferred at once and decoded in memory. However, because the data bus is only 16 bits, it will require 2 cycles to fetch a 32-bit instruction or operand.
    - (2) The 16 bits of the address placed on the address bus can't access the whole memory. Thus a more complex memory interface control is needed to latch the first part of the address and then the second part (because the microprocessor will end in two steps). For a 32-bit address, one may assume the first half will decode to access a "row" in memory, while the second half is sent later to access
    - a "column" in memory. In addition to the two-step address operation, the microprocessor will need 2 cycles to fetch the 32 bit instruction/operand.
  - c. The program counter must be at least 24 bits. Typically, a 32-bit microprocessor will have a 32-bit external address bus and a 32-bit program counter, unless on-chip segment registers are used that may work with a smaller program counter. If the instruction register is to contain the whole instruction, it will have to be 32-bits long; if it will contain only the op code (called the op code register) then it will have to be 8 bits long.

- 3.4 In cases (a) and (b), the microprocessor will be able to access 2<sup>16</sup> = 64K bytes; the only difference is that with an 8-bit memory each access will transfer a byte, while with a 16-bit memory an access may transfer a byte or a 16-byte word. For case (c), separate input and output instructions are needed, whose execution will generate separate "I/O signals" (different from the "memory signals" generated with the execution of memory-type instructions); at a minimum, one additional output pin will be required to carry this new signal. For case (d), it can support 2<sup>8</sup> = 256 input and 2<sup>8</sup> = 256 output byte ports and the same number of input and output 16-bit ports; in either case, the distinction between an input and an output port is defined by the different signal that the executed input or output instruction generated.
- 3.5 Clock cycle =  $\frac{1}{8 \text{ MHz}} = 125 \text{ ns}$

Bus cycle =  $4 \times 125 \text{ ns} = 500 \text{ ns}$ 

2 bytes transferred every 500 ns; thus transfer rate = 4 MBytes/sec

Doubling the frequency may mean adopting a new chip manufacturing technology (assuming each instructions will have the same number of clock cycles); doubling the external data bus means wider (maybe newer) on-chip data bus drivers/latches and modifications to the bus control logic. In the first case, the speed of the memory chips will also need to double (roughly) not to slow down the microprocessor; in the second case, the "wordlength" of the memory will have to double to be able to send/receive 32-bit quantities.

3.6 a. Input from the Teletype is stored in INPR. The INPR will only accept data from the Teletype when FGI=0. When data arrives, it is stored in INPR, and FGI is set to 1. The CPU periodically checks FGI. If FGI =1, the CPU transfers the contents of INPR to the AC and sets FGI to 0.

When the CPU has data to send to the Teletype, it checks FGO. If FGO = 0, the CPU must wait. If FGO = 1, the CPU transfers the contents of the AC to OUTR and sets FGO to 0. The Teletype sets FGI to 1 after the word is printed.

- b. The process described in (a) is very wasteful. The CPU, which is much faster than the Teletype, must repeatedly check FGI and FGO. If interrupts are used, the Teletype can issue an interrupt to the CPU whenever it is ready to accept or send data. The IEN register can be set by the CPU (under programmer control)
- 3.7 a. During a single bus cycle, the 8-bit microprocessor transfers one byte while the 16-bit microprocessor transfers two bytes. The 16-bit microprocessor has twice the data transfer rate.
  - b. Suppose we do 100 transfers of operands and instructions, of which 50 are one byte long and 50 are two bytes long. The 8-bit microprocessor takes 50 + (2 x

50) = 150 bus cycles for the transfer. The 16-bit microprocessor requires 50 + 50 = 100 bus cycles. Thus, the data transfer rates differ by a factor of 1.5.