

ADD R₀, R₁

ADD [100], R₁

ADD [100], R₁

بجز

میں

ADD [100], [101]

انہ کے ساتھ

کے

mov R0, [100]

mov R1, [101]

ADD R0, R1

mov [100], R1

~~*~~

bits of operand

get # of cells

EXP: 25 bit operand

25

then 2 cell

App R0, 5

اسی سے وارڈس
بلیونز میں

فائی

وہ منو علی الرحمہ کیوں
فالاول شہاد:

ADD 5, R0

PS:

if operands is

registers or memory

then both have
same # of bits

when have constant
it must can rep.

Exp: constant 5
is 101 then at

... then

least must have

3bit

unsigned int

$$0 \rightarrow 2^n - 1$$

Signed (2's comp.)

$$\rightarrow 2^{n-1} \rightarrow 2^{n-1} - 1$$

EXP: # of bits?

7 5 12 15
1 1 1


$$\begin{array}{cc} \downarrow & \downarrow \\ z^a & z^{10} \\ z^{n-1} & = z^{19} \end{array}$$

$$n = 20$$

64 MB

$$\begin{array}{cc} \downarrow & \downarrow \\ z^6 & z^{20} \end{array}$$

bits = 26



48 operation

+ 8k constant

\Rightarrow find # Reg

$$48 < 2^6$$

OP. code = 6 bit

$$8 < 2^3 \quad 2^{10}$$

$$2^{13} = 2^{n-1}$$

$$n = 14$$

$$14 + 6 + 2R = 32$$

$$2R = 12$$


$$R = 6 \text{ bit}$$

$$2^6 = 64 \text{ Reg}$$

دیکھتے ہوئے رجسٹر کے نام سے

ADD R0, R1, R2
ADD R0, R1

پہلی رجسٹر



↓ ↓
رجسٹر کوڈ

Reg

memory

constant

کیف نخورد؟

کے لیے ہمیں ار CPU

کے لئے اشیائے

مکمل طور پر


operand Reg

constant

...

Zero bit

بیشتر محدود نوعها





Male bit

برخی ممکنه نه عمل لاول

operand

Exp:





→ 32 operations

→ 16 registers

→ $M = 1 \Rightarrow$ Memory Address

$M = 0 \Rightarrow$ Constant.

→ Max. mem. space?

Cell = 1 Byte.

(Byte-addressable)

SUP = 01100

AND = (7)₁₀

32 op $\Rightarrow 2^5$

$\Rightarrow 5$ bit

16 Reg $\Rightarrow 2^4$

$\Rightarrow 4$ bit

1 bit for Mode

22 bit for last

$\Rightarrow 2^{22}$ cell

$\Rightarrow 2^{22}$ Byte since
1 cell = Byte

$\Rightarrow 4 \text{ MB}$

Range constant:

unsigned: $0 \rightarrow 2^{22} - 1$

signed: $-2^4 \rightarrow 2^{-1}$

write machine code

if ADD is $(7)_{10}$

ADD $R_3, [64]$

0011 0011 1 $(64)_{10}$

write in assembly

$(6700020)_{16}$

Data path

problems_NA.pdf - Adobe Acrobat Reader DC (64 bit)

File Edit View Sign Window Help

95 operations

Problem 1

Suppose (datapath) has three operand busses (two source, one destination), 45 instruction types, and 32 registers where each register is 16 bits wide. Immediate operands can be in the range of $\pm 128K$.

Design an instruction format for instructions that have one operation, one destination register and two source registers. Label the fields and minimum number of bits need for each field.

Opcode: 6	Destination Register: 5	Source 1 Register: 5	Source 2 Register: 5
-----------	-------------------------	----------------------	----------------------

ISA_Problems_NA.pdf - Adobe Acrobat Reader DC (64 bit)

File Edit View Sign Window Help



R2


$\pm 128k$ F2

Design an instruction format for instructions that have one operation, one destination register, one source register, and an immediate value. Label the fields and minimum number of bits for each field.

Opcode: 6	Destination Register: 5	Source 1 Register: 5	Immediate: 18
-----------	-------------------------	----------------------	---------------

$$2^{17} \Rightarrow 18 \text{ bit}$$






instructor Reg

ایفکون فان CPU

بیتون سون

کسینفد



where is instructions
and operand?

memory

CPU Registers

I/O

memory

H.D رئيس وفضيل

main memory من الذاكرة

نہالیں رکتہ کالیجے each

بنفقا رن جی MB لک

واہی

ارکتہ اسی

بختیر لہی لک

لجونا مستشرقين اليونان

ركبة المعلق 2012
مطاراً يرحل وقت

انه تكتسب الكسوة

لجونا فيها ملائمة

الاجابات وهو

لخط الانبوت فالرام

Typical Operations

Data Movement <i>mov store load</i>	Load (from memory) memory-to-memory move input (from I/O device) push, pop (to/from stack)	Store (to memory) register-to-register move output (to I/O device)
Arithmetic	Data Types: (signed & unsigned) Integer (binary + decimal) (signed & unsigned) Floating Point Numbers Operations: <u>Add, Subtract, Multiply, Divide</u>	
Logical	Not, and, or, set, clear	
Shift	Arithmetic (& Logical) shift (left/right), rotate (left/right)	
Control (Jump/Branch)	unconditional, conditional	<i>jump</i>
Subroutine Linkage	call, return	<i>لغس قلسن روج سوي بعدو ارجع</i>
Interrupt	trap, return	
Synchronisation	test & set (atomic r-m-w)	
String	search, compare, translate	

if →

Types of Operand

- Addresses *unsigned int*
- Numbers
 - Integer/floating point_r
- Characters
 - ASCII etc.
- Logical Data
 - Bits or flags

امنا بنجین ایل عبارتہ از

C, I و حسباً ضاً سویدنا

کوت فیرم (Asymply)


اما قال High level

C, java ...

لکا زخرفه بحدود ملکہ

و C char و int

Mov AX, 5 ✓
Mov AL, 5 ✓
~~Mov AX, BX~~
Mov AL, BX ✗
~~Mov AL, BL~~ ✓




8 bit size AL, CL
16 bit BX, DI


Not Ar ~~Is~~
NEG Ar 2's comp.

Arithmetic shift
(Signed)

Right

Left





نسخة لنفس
البيانات
تحتفظ بها
واحد على
لك

9 sign

shift right



1 0 0 0



0 1 0 0



0 0 1 0

number



عدد الـ shift

shift ~~Right~~ Lift

number * \rightarrow^n

لکھا نسوی left shift

اذا تغير اليت بال كالسار

overflow یعنی

Shift Right

یعنی اذا تغير اليت فهاض

بيكون قسمة اعداد صحيحة



Arithmetic \Rightarrow signed } shift
 logical \Rightarrow unsigned }

لحا نسوے shift Right
 سے اذا خا رقم کا یسین بطیر


5 \Rightarrow 0101 5/2
 Shift \Rightarrow 0010 $\boxed{2}$


کو بیڈ نا نظر ب ف 10 بخولها
 لجمع $\dots 2^m + 2^n$

Exp: 0001 * (10)




Rotate





Rotate left

flags



جميع رقميات الهم أنفسهم الاشارة
والناتج الاشارة يختلف

لنقدر نستعملهم عندما
نقوم الحسابات اذا صح
او لا


لما نجمع رقميات
Exp: $I \leftarrow \text{carry}$ في كل

قال shift البيت (الطابعة)
بتردد كان هناك carry

في كل مرة

Exp. Check odd, even


Shift Right \Rightarrow check carry



طريقة بسيطة هي لو



And



even \leftarrow 1 إذا لو

odd \leftarrow 0

clear the register



AL

mov AL, 0

And AL, 0

xor AL, AL

shl AL, 8

clear digit



AL

And 1 1 1 1 1 1 1 0

And with 1 for all

except digit to clear

⇒ 0

set to one

OR 1 1 1 1 1 1 1 0

complement

Xor 0 0 0 0 0 0 0 1

J0 xyz overflow! xyz ج ڊو ڊو

J5 xyz sign / / /

JZ xyz zero / / /

JC xyz carry / / -

ممكن يكون في n bits


بعض اليا مش carry n

وکیڈ

Ex: if equal

sub $A_1, 5$

BR \geq —



80 BSR low

81 _____

82 _____

83 _____

⋮

low Mov AX, 1

write if (AX > 5)
in assembly

if unsigned \Rightarrow we look at

carry

else

we look at sign

للتعويض في الأسيء جا فزة


J G \Leftarrow signed أكبر

J G E $=$ // أكبر و ليدوي

J L E $=$ // اصغر و ليدوي

J a \Leftarrow unsigned أكبر


J b \Leftarrow اصغر



Less

unsigned

below
above



Transfer of Control

- Branch

- e.g. **BRZ X** branch to x if result of (ADD,SUB,...) is zero
- See next slide

- Skip

- e.g. increment and skip if zero ISZ

301

:

309 ISZ R1

310 BR 301

311

- * eg. R1 is set to -1000, the loop will be executed 1000 times

- Subroutine call

- c.f. interrupt call

في جزء من العموري جواز
stacks

there are register called PC
program counter

have address of current
instruction

~~Handwritten scribbles and text at the top of the page.~~

1.61

PC → 100 BOR myfunc
101

→ 200 BOR myfunc
201




myfunc: _____

→ 300 BOR func
301



Pop AX
BR [AX]

Func2

Pop AX



4651
4601
4101



in intel:

mul CL
mul BL

دایمی الفریب بقم ۲۰ AL


= کاذبنا نفریب رفحیبن

نفریب ۱۰۰ AL

==> في operators، يتوخذ اعداد مختلفة
من operands

لما نقل الoperand بتعمل العملية
لانه يكون مقبول في خائيا و مبين
خالكون بيكبر

op operand



operator


Stack machine

كل اشي بيتخزن ف stack

فتر بيصير يجيب كل اشي

منها

Exp ADD



push ~~pop~~ B, A ~~pop~~ ←



very important

Top ← Top - 1 of Top

Exp:
$$Y = \frac{A - B * C}{D + E}$$

where X, A, B, C, D, E memory

By 3 Address, 2, 2, 0

3 Address

Mul X, B, C

Sub X, A, Y

ADD T_1, D, E

Div Y, Y, T_1

2 Address

Mul B, C

sub A, B

ADD D, E

Div A, D

mov Y, A

1-Address Accumulator

load B A_c درین

mul C

store T_1 $T_1 \leftarrow A_c$ ذخیره

load A

sub T_1 $A_c = A_c - T_1$

store T_1

load D


ADD E

store T_2

load T_1

Div T_2

store y



push A

push B

push C

Mul

Sub

push D

push E


ADD

Div

pop y

⇒ post-fix

(1 2 3 4 5 6 7 8)₁₆
 R₀ → 32 bit



Big Endian

cell(= 1 Byte)


	100
12	101
34	102
56	103
78	104
	!

Address

MOV [100], R₀

بزرگترین آدرس


Endian



intel use it

least sig. byte ⇒ lowest Address

R₀ → 32 bit




Little Endian

cell(= 1 Byte)

	100
78	101
56	102
	!

MOV [1000], R0

little
endian



we do that just when data larger than cell size

R0 ← 32 bits

MOV R0, [1000]

① little-endian

R0 = 01 4C 03 2A

big-endian

R0 = ? 2A 03 4C 01

