

Address Bus


CPU \rightarrow memory \Rightarrow $\text{CPU} \rightarrow \text{Memory}$

Data Bus

data \rightarrow CPU \rightarrow Memory

control Bus

instructions \rightarrow CPU \rightarrow memory



طبعي بيعمله

Buffers

PC = Program counter
IR = Instruction register
MAR = Memory address register
MBR = Memory buffer register
I/O AR = Input/output address register
I/O BR = Input/output buffer register

16 Bit mux



MAR (Memory Address Register)

Address



مُخْوِرٍ يَتَحْزَنْ فَعَلَا

كَفَافٌ أَكِيدُونْ بَطْلُونْ لَتَّرَاهُ

Pipe line

نسبة اعواد في خط

لـ بـ حـ رـ فـ ٤ مـ حـ لـ



بـ حـ

بـ حـ

بـ حـ

بـ حـ

لـ كـ لـ مـ حـ رـ

يـ خـ لـ يـ يـ خـ لـ يـ

يـ خـ لـ يـ يـ خـ لـ يـ

API مرحلـ ةـ الـ سـ يـ عـ

instruction Move Ax, [Bx]

PC → MAR

[MAR] → MBR

MBR → IR

B_x → MAR

[MAR] → MBR

MBR → Ax

ADD R1, [R0]

Mo

MAR ←
MBR ← MAR(MAR)
IR ← MBR
MAR ← R
MBR ← MAR(MAR) →
R₁ ← MBR + R₁

910

REC

CPU Instruction Cycle

- Fetch Instructions
 - The sequence of events in fetching an instruction can be summarized as follows:
 - The contents of the PC are loaded into the MAR.
 - The value in the PC is incremented. (This operation can be done in parallel with a memory access).
 - As a result of a memory read operation, the instruction is loaded into the MDR.
 - The contents of the MDR are loaded into the IR.

Step	Micro-operation
t_0	$MAR \leftarrow (PC)$; $PC \leftarrow (PC) + 4$
t_1	$MDR \leftarrow Mem[MAR]$
t_2	$IR \leftarrow (MDR)$

Abualseoud Hanani's screen

مُهَاجِرٌ إِلَيْكُوكْ إِنْسِتُرُوْكْ جَدِيدٌ لِلْأَوْلَى

هَذِهِ الْمُجَاهِدَةُ كَمَا لَيْسَ

إِنْسِتُرُوْكْ \Rightarrow 32 بِيْتٍ

إِنْكَرِيْمَنْتُ بِيْتٍ 4



إِخْرَاجُكْ: ADD $A_x, [B_x]$

t_0 $MAR \leftarrow B_x$

$t_1 \quad MBR \leftarrow \text{mem}[mAR]$


$t_2 \quad A_x \leftarrow A_x + MBR$

Format of Instructions and Data

Accumulator machine $\Rightarrow AC$



(a) Instruction format



(b) Integer format

+VC
-VE
is set,
Program Counter (PC) = Address of instruction
Instruction Register (IR) = Instruction being executed
Accumulator (AC) = Temporary storage

(c) Internal CPU registers

0001 = Load AC from Memory

0010 = Store AC to Memory


0101 = Add to AC from Memory

(d) Partial list of opcodes


• • • • • • • •

ani's screen

Example of Program Execution



Three
Instruction
Cycles
ani's screen




941 (Lc 65)

MBR length = Data Buses

MAR length = Address length

Program Flow Control

سیکل



Interrupt \Rightarrow is a function

\hookrightarrow ISR

Call initial Address ↗ jets

int o
int l
class

int 2 Functions
int : Addresses

int n
int 60 → interrupt
Lösungsweg für Programm

Ex: X → system let it handle int

triggered (input) ↓ went
interrupt

interrupts

↳ or sometimes


do you do JFI slight
less

two kinds:

Exception = class list

I/O

current ↴




instruction جاء لـ كـ

كـ لـ كـ لـ.

أـ لـ أـ لـ أـ لـ أـ لـ

instruction جـ أـ لـ جـ أـ لـ


أـ لـ أـ لـ أـ لـ



- Added to instruction cycle
- Processor checks for interrupt
 - Indicated by an interrupt signal
- If no interrupt, fetch next instruction
- If interrupt pending:
 - Suspend execution of current program
 - Save context [Stack]
 - — Set PC to start address of interrupt handler routine
 - Process interrupt
 - Restore context and continue interrupted program

PC & Flags

context



الحالات الممولة flag

الحالات الممولة CPU

C19 interrupt لـ 155
int 16h

⇒ Queue طبلة دلول

لـ 16h

Disable flag لـ cli <
int. Flag

Lock interrupt لـ 2Dh, لـ 2Eh <
interrupt controller لـ edi

⇒ priority interrupt نہیں

حیثیت کو دادا کرے وہی ایسا

نہیں کہ اسکے بعد اسکے بعد ایسا


کام بنتھا جائے لیکن اس کے بعد

کام اسکے بعد

int controller نہیں ↫

اس کا مفہوم اسکے بعد

Time Sequence of Multiple Interrupts



when same priority \Rightarrow Queue


input, output is USR

⇒ isn't the device

wave
what is a Bus?

1 GHz

1 μs



one Bus between all

will use a switch ↗

وَيُنْهَا لِلْمُتَّسِعِ، وَمِنْ ←


الخطوة الأولى


الذاكرة تصل إلى المدخل

لدى إمكانية إدخال
1000 دورة

عرض البيانات
يؤثر على القدرة
على النقل


Traditional (ISA) (with cache)





इस विडियो में हम
Buses के बारे में जानकारी देते हैं।


High Performance Bus



S -> M -> I , Lo a i +
process will go to

CPU local Bus Organization

- One-Bus Organization




1 Bus and Bus is 5

CPU local Bus Organization

- Two-Bus Organization






Two-Bus Datapath

2 Buses ↗ ↘ ↳

CPU local Bus Organization

- Three-Bus Organization



Three-Bus Datapath

پاک یوں سے تجھے دل دے
سچا

ROM: Read only memory

EROM: اس کی لیے بسیار کم

EE ROM:

EE EPRom:

Flash: سکریٹ پیسیز، سکریٹ

Hardwired: اپنی کے دل سے

Microprogrammed: اپنے کے دل سے

Hardwired Implementation example

- Assume that the instruction set of a machine has the three instructions: Inst-x, Inst-y, and Inst-z;

- and A, B, C, D, E, F, G, and H are control lines.
- The following table shows the control lines that should be activated for the three instructions at the three steps t0 , t1 , and t2 .

Step	Inst-x	Inst-y	Inst-z
t_0	D, B, E	F, H, G	E, H
t_1	C, A , H	G	D, A , C
t_2	G, C	B, C	

A Luy 151

$$A = t_1 \cdot \text{inst_x} + t_1 \cdot \text{inst_z}$$

Gates
plausibly assign, like
Hardwired

Hardwired Implementation example

The Boolean expression for control lines A, B and C

$$\begin{aligned}
 A &= \text{Inst-x} \cdot t_1 + \text{Inst-z} \cdot t_1 = (\text{Inst-x} + \text{Inst-z}) \cdot t_1 \\
 B &= \text{Inst-x} \cdot t_0 + \text{Inst-y} \cdot t_2 \\
 C &= \text{Inst-x} \cdot t_1 + \text{Inst-x} \cdot t_2 + \text{Inst-y} \cdot t_2 + \text{Inst-z} \cdot t_1 \\
 &\quad = (\text{Inst-x} + \text{Inst-z}) \cdot t_1 + (\text{Inst-x} + \text{Inst-y}) \cdot t_2
 \end{aligned}$$

Logic Circuit for control lines A, B and C

