

# Address Bus


CPU → memory و بالعكس

# Data Bus


يقول لها يا لاني صحت

# control Bus

instructions CPU → memory



16 Bit mux



MAR (memory Address Register)


صیغوری بیتخزن فیہا Address

کشان اکیوری بتظون لتقراہ

# Pipe line

نشیہ اعوضو کے کھینچنے کے رات؟

لو پتھر ف<sup>4</sup> مرا حل



یوم

یوم

یوم

یوم

کوکلہ مرطہ یوم

یخلیہ یں بتخلیہ یخلیہ  
یہ بعداً وتبلیہ یخلیہ

== مرا حل التصنیع ی مرا حل API

الحمد لله... الحمد لله... الحمد لله  
الحمد لله... الحمد لله... الحمد لله

instruction  $M_{op}$   $A_x, [B_x]$

PC  $\longrightarrow$  MAR


[MAR]  $\longrightarrow$  MBR

MBR  $\longrightarrow$  IR

$B_x$   $\longrightarrow$  MAR

[MAR]  $\longrightarrow$  MBR

MBR  $\longrightarrow$   $A_x$



MAR ← PC

MBR ← M(MAR)

IR ← MBR

MAR ← R<sub>0</sub>

MBR ← M(MAR) →

R<sub>1</sub> ← MBR + R<sub>1</sub>

410

REC

File Edit View Sign Window Help

Home Tools CPU Organization...

91.1%

Sign In

## CPU Instruction Cycle

- Fetch Instructions
  - The sequence of events in fetching an instruction can be summarized as follows:
    - The contents of the PC are loaded into the MAR.
    - The value in the PC is incremented. (This operation can be done in parallel with a memory access).
    - As a result of a memory read operation, the instruction is loaded into the MDR.
    - The contents of the MDR are loaded into the IR.

| Step  | Micro-operation                               |
|-------|-----------------------------------------------|
| $t_0$ | $MAR \leftarrow (PC); PC \leftarrow (PC) + 4$ |
| $t_1$ | $MDR \leftarrow Mem[MAR]$                     |
| $t_2$ | $IR \leftarrow (MDR)$                         |

Abualseoud Hanani's screen

Search 'Add Image'

Export PDF

Adobe Export PDF

Convert PDF Files to Word or Excel Online

Select PDF File

CPU Organi...dified.pdf

Convert to

Microsoft Word (\*.docx)

Document Language: English (U.S.) Change

Convert

Edit PDF

Create PDF

Convert, edit and e-sign PDF forms & agreements

Free 7 Day Trial

باعتبار كل طول instruction 'تقسيم'

مقسمة cell للتجزئة

instruction  $\Rightarrow$  32 bit

increment by 4

Execute:  $ADD R_x, [R_x]$


$t_0$   $MAR \leftarrow R_x$

$t_1$  MBR  $\leftarrow$  Mem [MAR]


$t_2$   $A_x \leftarrow A_x + MBR$

## Format of Instructions and Data

Accumulator machine  $\Rightarrow$  AC



(a) Instruction format



(b) Integer format

Program Counter (PC) = Address of instruction  
 Instruction Register (IR) = Instruction being executed  
 Accumulator (AC) = Temporary storage

(c) Internal CPU registers

0001 = Load AC from Memory  
 0010 = Store AC to Memory  
 0101 = Add to AC from Memory

(d) Partial list of opcodes




+ve  
-ve  
اجبری


ani's screen

جدا جدا لائے گئے ہیں فیفس

## Example of Program Execution



Three Instruction Cycles  
ani's screen



اقل في ن على


MBR length = Data Buses

MAR length = Address length



# Program Flow Control

لا بخت






Interrupt  $\Rightarrow$  is a function  
 $\hookrightarrow$  ISR

پکوں فی Address لائنیں ہاں

int 0  
 int 1

مختص رکے



Ex:  $\frac{x}{\circ} \Rightarrow$  system let it make into


الكمبيوتر (input) ←


interrupt

interrupts اور آئیے اور آئیے  
تکون آئیے اور آئیے  
میں

two kind:


Exception = ائیے اور آئیے  
I/O کا ٹیپس





کل ما یقن instruction  
 بیرون یکد کس

الطریقہ استناد ہے انہ  
 بتضیف افرای بتقن instruction  
 انہ بیرون یخص الا نبوت




- Processor checks for interrupt
  - Indicated by an interrupt signal
- If no interrupt, fetch next instruction
- If interrupt pending:
  - Suspend execution of current program
  - Save context *Stack*
  - — Set PC to start address of interrupt handler routine
  - Process interrupt
  - Restore context and continue interrupted program

*PC* *7 flags*

*see L*

## Instruction Cycle with Interrupts



- If Interrupt is pending:
- Suspend execution of current program and save address of next instruction.
  - Set the PC to the starting address of an Interrupt Handler Routine and then fetch the first instruction in the handler program

في و flag حالة فيه تجلي  
ال CPU انه يتكلم

---

اذا ما interrupt و  
اوي فاد int

بلا فاول يتفق => Queue

بعدين برود يتفق بلا ايت بعد

فلا تفعيها بسوي Disable  
int. Flag

بترتخزين، صحيح ال interrupt لحد ما

تلكي => interrupt controller

⇒ priority interrupt كل ينقطع

قيمة تمهود الاولوية واذا

لا تملك اجا بعد الاولوية


اعلى ينقذها يعرضت يربح

يكل الاولى

←, يرفض controller int

المسؤول في هاتف الاثر

# Time Sequence of Multiple Interrupts




when same priority  $\Rightarrow$  Queue

input, output is USP



⇒ isn't the device

what is a Bus?




one Bus between all

وحتى switch انه يحيل البيانات


← نفس البروتوكول الأسترنت





لانہ کل ایسی آلہ کار  
 Buses سے ملتی ہیں  
 یہی ہیں اس کا نام معیار ہے


## High Performance Bus



لہذا ہمارے ٹکویر کا لہجہ  
کا دو تقسیم

## CPU local Bus Organization


- One-Bus Organization




کل و حصہ کے لئے Bus 1

## CPU local Bus Organization

- Two-Bus Organization






Two-Bus Datapath

2 Bus في الذاكرة

## CPU local Bus Organization

- Three-Bus Organization



Three-Bus Datapath

بط الايقوت وخطول يوهو  
الايوتوت

ROM: Read only memory

EROM: يمكن برمجتها فاصلي

EE ROM:

EEPROM:

Flash: يحد برمجتها عادي

Hard wired: ائي لا يمكن تغييره

Microprogrammed: يمكن برمجتها

### Hardwired Implementation example

- Assume that the instruction set of a machine has the three instructions: **Inst-x**, **Inst-y**, and **Inst-z**;

- and A, B, C, D, E, F, G, and H are control lines.
- The following table shows the control lines that should be activated for the three instructions at the three steps  $t_0$ ,  $t_1$ , and  $t_2$ .

| Step  | Inst-x  | Inst-y  | Inst-z  |
|-------|---------|---------|---------|
| $t_0$ | D, B, E | F, H, G | E, H    |
| $t_1$ | C, A, H | G       | D, A, C |
| $t_2$ | G, C    | B, C    |         |

A دیا بدلیا

$$A = t_1 \cdot \text{inst-x} + t_1 \cdot \text{inst-z}$$

Gates میں دیکھیں، یہاں  
Hardwired ہوتی ہیں

## Hardwired Implementation example

The Boolean expression for control lines A, B and C

$$A = \text{Inst-x} \cdot t_1 + \text{Inst-z} \cdot t_1 = (\text{Inst-x} + \text{Inst-z}) \cdot t_1$$

$$B = \text{Inst-x} \cdot t_0 + \text{Inst-y} \cdot t_2$$

$$C = \text{Inst-x} \cdot t_1 + \text{Inst-x} \cdot t_2 + \text{Inst-y} \cdot t_2 + \text{Inst-z} \cdot t_1 \\ = (\text{Inst-x} + \text{Inst-z}) \cdot t_1 + (\text{Inst-x} + \text{Inst-y}) \cdot t_2$$

# Logic Circuit for control lines A, B and C

