


Field Effect Transistor- FET

FET Vs conventional Transistors

Advantages

- 1- High input impedance ; $100 \text{ M } \Omega$
 - 2- fewer steps in manufacturing process.
 - 3- more devices can be package into smaller area for integrated circuit IC




Disadvantages

- 1- Low values of voltage gain.
 - 2- Poor high frequency performance.



FET Types:




Junction Field Effect Transistor JFET


JFET construction:

- ✓ Reversing biasing the gate to source junctions causes the formation of the depletion region
- ✓ The drain has the proper polarity with respect to the source to establish the drain current I_{DS}
- ✓ The value of I_{DS} depends on the width of the channel.
- ✓ The width of the channel is controlled by reversing biasing the pn-junctions between gate and source .
- ✓ If the channel width increases I_{DS} increases .


n-channel JFET





Operation of a JFET



JFET Circuit Symbol:




JFET output characteristic:



JFET Characteristics: Pinch Off

- If $V_{GS} = 0 \text{ V}$ and V_{DS} continually increases to a more positive voltage, a point is reached where the depletion region gets so large that it pinches off the channel.
- This suggests that the current in channel (I_D) drops to 0 A, but it does not: As V_{DS} increases, so does I_D . However, once pinch off occurs, further increases in V_{DS} do not cause I_D to increase.




Pinch off voltage V_P :

For $V_{GS} = 0$, the value of V_{DS} at which I_{DS} becomes essentially constant
Is the absolute of the pinch off voltage

$$V_{DS} = |V_P|$$

$$V_P = \begin{cases} \text{negative value for n-channel} \\ \text{positive value for p-channel} \end{cases}$$




JFET Transfer characteristic curve:

$$I_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}(t)}{V_P} \right)^2$$

In pinch off region:

$$V_P < V_{GS} \leq 0$$

$$|V_{DS}| > |V_P| - |V_{GS}|$$




P-channel JFET

$$I_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}(t)}{V_P} \right)^2$$

In pinch off region:

$$|V_{DS}| > |V_P| - |V_{GS}|$$

$$V_P > V_{GS} \geq 0$$



Pinch off voltage:

- ✓ The voltage that causes the depletion region to touch and close the channel is called **pinch off voltage**

- ✓ For the **n-channel JFET** to be in the pinch off region:


$$V_P < V_{GS} \leq 0$$

$$|V_{DS}| > |V_P| - |V_{GS}|$$

- ✓ For the **p-channel JFET** to be in the pinch off region:

$$|V_{DS}| > |V_P| - |V_{GS}|$$

$$V_P > V_{GS} \geq 0$$




JFET Biasing Circuit

1) Fixed bias circuit

Find Q_{point}

Since $V_{GS} = -1.5 \text{ v}$, the JFET could be either in the ohmic or pinch off region



Assume that the JFET is in the pinch off region




$$\therefore I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$V_{GS} = V_G - V_S$$

$$V_{GS} = -1.5 - 0 = -1.5 \text{ v}$$

$$\therefore I_{DS} = 3.9 \text{ mA}$$





$$V_{DD} = R_D I_{DS} + V_{DS}$$


$$\therefore V_{DS} = 8.2 \text{ v}$$

For the JFET is in the pinch off region

$$|V_{DS}| > |V_P| - |V_{GS}|$$

$$> |-4| - |-1.5|$$

$$|V_{DS}| > 2.5 \text{ V}$$




since $V_{DS} > 2.5 \text{ v}$; \therefore our assumption is ok



Graphical method:

- $I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$

- $V_{GS} = -1.5 \text{ v}$



2) Self-bias circuit


- Assume that the JFET is in the pinch off region



$$I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

$$V_{GS} = V_G - V_S$$

$$V_{GS} = -(0.6K) I_{DS}$$



Sub 2 into 1

$$\therefore I_{DS} = 10 \times 10^{-3} \left(1 - \frac{-0.6K I_{DS}}{-4}\right)^2$$

$$I_{DS} = 14.77 \text{ mA}, 3 \text{ mA}$$


Since $I_{DS} = 14.77 \text{ mA} > I_{DSS}$

$$\therefore I_{DS} = 3 \text{ mA}$$

$$V_{GS} = -1.8 v$$

$$V_{DD} = R_D I_{DS} + V_{DS} + R_S I_{DS}$$

$$V_{DS} = 8.7 v$$



For the JFET to be in the pinch off

- $|V_{DS}| > |V_P| - |V_{GS}|$
 $> |-4| - |-1.8|$
 $|V_{DS}| > 2.2 \text{ v}$



- Since $|V_{DS}| > 2.2 \text{ v}$, the JFET is in the **pinch off region** and our assumption is **ok** and

- $I_{DS} = 3.0 \text{ mA}$

$$V_{DS} = 8.7 \text{ v}$$

$$V_{GS} = -1.8 \text{ v}$$


Graphical method

- $I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$

- $V_{GS} = -(0.6K) I_{DS}$

when $V_{GS} = 0 \rightarrow I_{DS} = 0 \text{ mA}$

when $V_{GS} = -3 \text{ v} \rightarrow I_{DS} = 5 \text{ mA}$



3) Voltage Divider bias circuit



$$V_{GS} = V_G - V_S$$

$$V_G = \frac{47K}{47K+188K}(-20) = -4 \text{ V}$$


$$V_S = -R_S I_{DS} = -(1.65K) I_{DS}$$

KVL:

sub 2 into 1 , we obtain

$$I_{DS} = \begin{cases} 4.02mA \\ 7.4mA \end{cases} X$$

$$V_{DS} = -5.93 \text{ V}$$




Graphical method

$$\bullet I_{DS} = I_{DSS} \left(1 - \frac{V_{GS}}{V_P}\right)^2$$

- $V_{GS} = -4 + (0.6K) I_{DS}$

when $V_{GS} = -4V \rightarrow I_{DS} = 0mA$

when $V_{GS} = 0\text{V}$ $\rightarrow I_{DS} = 2.42 \text{ mA}$




$$I_{DS} = 4\text{mA} \quad \text{and} \quad V_{GS} = 2.65\text{V}$$

Metal Oxide Semiconductor Field Effect Transistor MOSFET

- 1) Depletion type MOSFET: DMOSFET
- 2) Enhancement type MOSFET: EMOSFET
- The MOSFET differs from the JFET in that it has no **pn** junction structure; instead, the gate of the MOSFET is insulated from the channel by a silicon dioxide (SiO_2) layer.
- Due to this the input resistance of MOSFET is greater than JFET.

Depletion type MOSFET:

- Construction of n-channel DMOSFET:




Operation , characteristic and parameters of DMOSFET


◆ n-channel DMOSFET

- On the application of V_{DS} and keeping $V_{GS}=0$ electrons from the n-channel are attracted towards positive potential of the drain terminal .
- This establishes current through the channel to be denoted as I_{DSS} at $V_{GS}=0$.
- If we apply negative gate voltage ($V_{GS} < 0$) the negative charge on the gate repel electrons from the channel . The number of repelled electrons depends on the magnitude of the negative voltage V_{GS} .
- The greater the negative voltage applied at the gate , the level of drain current will reduces until it reaches zero ; $V_{GS}=V_P$.


- For positive value of V_{GS} , the positive gate will draw additional electrons from the p-type substrate and the drain current increases .




Drain characteristics for an n-channel DMOSFET




Transfer characteristics for an n-channel DMOSFET



Drain characteristics for an p-channel DMOSFET



Transfer characteristics for an p-channel DMOSFET



In the pinch off region

$$i_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

◆ For the n- channel

$$V_{GS} > V_P \text{ (negative)}$$

◆ For the p- channel

$$V_{GS} < V_P \text{ (positive)}$$

Example




Suppose that the DMOSFET is in the pinch off region

$$V_{GS} = V_G - V_S = V_G$$

sub 2 into 1 , we obtain



$$I_{DS} = 6.13 \text{mA} > I_{DSS} \quad !!$$




$$V_{DS} = V_{DD} - 0.5K \quad I_{DS} = 8.93 \text{ V}$$

Enhancement type MOSFET

- Construction of n-channel EMOSFET:



Construction of n-channel DMOSFET




Construction of n-channel EMOSFET


Operation , characteristic and parameters of EMOSFET

- On the application of V_{DS} and keeping $V_{GS}=0$ practically zero current flows .
- If we increase V_{GS} in the positive direction the concentration of electrons near the SiO_2 surface increases ,
- At particular value of V_{GS} there is a measurable current flow between drain and source ; I_{DS} .
- This value of V_{GS} is called threshold voltage denoted by V_T
- A positive V_{GS} above V_T induce a channel and hence the drain current (I_{DS}) by creating a thin layer of negative charges (electrons) in the substrait adjacent to the SiO_2 large .


The conductivity of the channel is enhanced by increasing V_{GS} and thus pulling more electrons into the channel .




Drain characteristics for an n-channel EMOSFET




Transfer characteristics for an n-channel EMOSFET



Drain characteristics for an p-channel EMOSFET



Transfer characteristics for an p-channel EMOSFET



In the pinch off region

$$i_{DS}(t) = K_n(V_{GS}(t) - V_T)^2$$

$$K_n = \frac{1}{2} K_n \frac{W}{L}$$

$$K_n = \mu_n C_{ox}$$

$$|V_{PS}| > |V_{GS} - V_T|$$

$$\begin{array}{ll} V_{GS} > V_T & ; \text{ n-channel} \\ V_{GS} < V_T & ; \text{ p-channel} \end{array}$$




Example



$$V_{GS} = V_G - V_S$$

$$V_G = \frac{22M}{22M+47M} (18) = 5.74V$$



$$V_S = (0.5K) I_{DS}$$


solving for V_{GS} :

$$V_{GS} = 4.78V \quad \checkmark$$

$$= -8.78V \quad X$$

$$I_{DS}=1.92\text{mA}$$

D $K_n = 0.25 \times 10^{-3} \text{ A/V}^2$
 $V_T = 2 \text{ V}$



$$V_{DS} = 12.82 > |V_{GS} - V_T|$$

Complementary MOS (cmos) inverter


1) Let $V_S(t) = 10 \text{ v}$


$$V_{GS1} = V_{G1} - V_{S1} = 10 - 0 = 10 \text{ v} > V_{T1}$$

Q₁ is on , replaced with short circuit

$$V_{GS2} = V_{G2} - V_{S2} = 10 - 10 = 0 \text{ V} > V_{T2}$$

Q₃ is off , replaced with open circuit






2) Let $V_S(t) = 0 v$

$$V_{GS1} = V_{G1} - V_{S1} = 0 = 0 v < V_{T1}$$


Q_1 is off , replaced with open circuit

$$V_{GS2} = V_{G2} - V_{S2} = 0 - 10 = -10 v < V_{T2}$$

Q_2 is on , replaced with short circuit



Inverter = NOT GATE




Ac small signal Equivalent for FET



$$i_1 = y_{11}v_1 + y_{12}v_2$$


$$i_2 = y_{21}v_1 + y_{22}v_2$$



$$i_g = y_{11}v_{gs} + y_{12}v_{ds}$$

$$i_{ds} = y_{21}v_{gs} + y_{22}v_{ds}$$

$$y_{11} = \frac{i_g}{v_{gs}} \Big|_{v_{ds}=0} = \frac{\Delta i_{G(t)}}{\Delta V_{GS(t)}} \Big|_{V_{DS(t)}=V_{DSQ}}$$



But $i_{G(t)} = 0$


$$\therefore y_{11} = 0$$

(open circuit)

$$y_{12} = \frac{i_g}{v_{ds}} \Big|_{v_{gs}=0} = \frac{\Delta i_{G(t)}}{\Delta V_{DS(t)}} \Big|_{V_{GS(t)}=V_{GSQ}}$$

But $i_{G(t)} = 0$

$$\therefore y_{12} = 0$$



$$\therefore y_{12}v_{gs} = 0$$



(open circuit)

$$y_{22} = \frac{i_{ds}}{v_{ds}} \Big|_{v_{gs}=0} = \frac{\Delta i_{DS(t)}}{\Delta V_{GS(t)}} \Big|_{V_{DS(t)}=V_{DSQ}}$$

$$\frac{1}{y_{22}} = r_{ds} = \frac{V_A}{I_{DSQ}}$$

$$y_{21} = \frac{i_{ds}}{v_{gs}} \Big|_{v_{ds}=0} = \frac{\Delta i_{DS(t)}}{\Delta V_{GS(t)}} \Big|_{V_{DS(t)}=V_{DSQ}}$$

$$y_{21} = \frac{d i_{DS(t)}}{d v_{GS(t)}} \Big|_Q$$



$y_{21} = g_m$; Forward Trans conductance

1) For JFET and DMOSFET

$$i_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}(t)}{V_P} \right)^2$$

$$g_m = \frac{-2I_{DSS}}{V_p} \left(1 - \frac{V_{GS}(t)}{V_P} \right) \Big|_Q$$


$$g_m = \frac{-2I_{DSS}}{V_p} \left(1 - \frac{V_{GS}}{V_P} \right)$$

2) For EMOSFET


$$i_{DS} = K_n(V_{GS}(t) - V_T)^2$$

$$g_m = 2K_n(V_{GS} - V_T)$$


$$g_m = 2 \sqrt{K_n I_{DS}} \quad \text{proof !!}$$



ac small signal equivalent circuit of JFET



ac small signal equivalent circuit for MOSFET



FET Ac Small Signal Amplifiers


1) Common Source Amplifier

$I_{DSS} = 12\text{mA}$
 $V_p = -4\text{v}$
 $r_{ds} = 100\text{K}$


$$g_m = \frac{-2I_{DSS}}{V_p} \left(1 - \frac{V_{GS}}{V_P}\right)$$

$$V_{GS} = -2\text{v}$$

$$\therefore g_m = 3\text{m A/V}$$



ac small signal equivalent circuit



ac small signal equivalent circuit

$$V_o = -g_m V_{gs} (100K \parallel 2.2K)$$

$$V_{gs} = V_g - V_s$$

$$V_s = 0$$


$$V_g = V_i$$

$$A_v = -6.6$$

$$A_v = \frac{V_o}{V_i} = -g_m (100K \parallel 2.2K)$$

$$Z_i = 1M\Omega$$




$$Z_o = r_{ds} = 100K$$



Example


$$g_m = 4 \text{ mA/V} ; \quad r_{ds} = 100\text{ k}\Omega$$

ac small signal equivalent circuit



$$V_o = -g_m V_{gs} (100\text{ k} \parallel 4\text{ k} \parallel 12\text{ k})$$

$$V_{gs} = V_g - V_s$$



$$v_g = \frac{1\text{ M} \parallel 2.2\text{ M}}{1\text{ M} \parallel 2.2\text{ M} + 10\text{ k}} v_i \quad ; \quad v_s = 0$$




$$Z_i = 1\text{ M} \parallel 2.2\text{ M}$$

$$A_v = \frac{V_o}{V_i} = -11.48$$

$$Z_o = 100\text{ k} \parallel 4\text{ k}$$

Example



ac small signal equivalent circuit



$$Z_i = R_3 + R_1 \parallel R_2$$

Impedance Reflection

ac small signal equivalent circuit



$$\text{let } g_m r_{ds} = \mu$$




$$i_{ds} = \frac{V_3 + \mu V_{gs} - V_2}{R_d + R_s + r_{ds}}$$

$$V_{gs} = V_g - V_s$$


$$V_s = R_s i_{ds} + V_2$$

$$\therefore i_{ds} = \frac{\mu V_g + V_3 - (\mu+1)V_2}{r_{ds} + R_d + (\mu+1)R_s}$$




Drain equivalent circuit

$$i_{ds} = \frac{\mu V_g + V_3 - (\mu+1)V_2}{r_{ds} + R_d + (\mu+1)R_s}$$





Source equivalent circuit

$$i_{ds} = \frac{\frac{\mu}{\mu+1} V_g + \frac{V_3}{\mu+1} - V_2}{R_s + \frac{r_{ds} + R_d}{\mu+1}}$$



Phase splitting circuit


ac small signal equivalent circuit



To find V_{o1} , and Z_{o1}

→ drain equivalent CKT

$$\begin{aligned} V_{o1} &= -\frac{R_d \mu V_g}{r_{ds} + R_d + (\mu+1)R_s} \\ V_g &= \frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_i} V_i \\ \therefore V_{o1} &= -\frac{R_1 \parallel R_2}{R_1 \parallel R_2 + R_i} \cdot \frac{R_d \mu}{r_{ds} + R_d + (\mu+1)R_s} V_i \end{aligned}$$



$$Z_{o1} = R_d \parallel (r_{ds} + (\mu+1)R_s)$$

if $r_{ds} = \infty$

$$\therefore Z_{o1} = R_d$$


To find V_{o2} , and Z_{o2}
→ source equivalent CKT

$$V_{o2} = \frac{R_s (\frac{\mu}{\mu+1}) V_g}{R_s + \frac{r_{ds} + R_d}{\mu+1}}$$

$$V_g = \frac{R_1 || R_2}{R_1 || R_2 + R_i} V_i$$

$$V_{o2} = \frac{R_1 || R_2}{R_1 || R_2 + R_i} \cdot \frac{R_s (\frac{\mu}{\mu+1}) V_g}{R_s + \frac{r_{ds} + R_d}{\mu+1}}$$

$$V_{o1} = -\frac{R_1 || R_2}{R_1 || R_2 + R_i} \cdot \frac{R_d \mu}{r_{ds} + R_d + (\mu+1)R_s} V_i$$



$$V_{o2} = \frac{R_1 || R_2}{R_1 || R_2 + R_i} \cdot \frac{R_s (\mu) V_i}{(r_{ds} + R_d) + (\mu + 1) R_s}$$

if $R_s = R_d$

$$\therefore |V_{o2}| = |V_{o1}|$$

$$Z_{o2} = R_s \parallel \frac{R_d + r_{ds}}{\mu + 1}$$

$$Z_{o2} = R_s \parallel \frac{R_d + r_{ds}}{\mu + 1}$$

If $r_{ds} = \infty$

$$\frac{R_d + r_{ds}}{\mu + 1} = \frac{R_d + r_{ds}}{g_m r_{ds} + 1}$$


$$\lim_{r_{ds} \rightarrow \infty} \frac{R_d + r_{ds}}{g_m r_{ds} + 1} = \frac{1}{g_m}$$

\therefore If $r_{ds} = \infty$




$$Z_{o2} = R_s \parallel \frac{1}{g_m}$$



Common Gate Amplifier




Ac small signal equivalent circuit



To find V_o , and Z_o

$$V_o = \frac{(10k \parallel 10k)(\mu+1) \frac{1}{2}}{10k \parallel 10k + r_{ds} + (\mu+1)*5k} V_i$$

$$Z_o = 10k \parallel [r_{ds} + (\mu + 1)5k]$$



To find $Z_i \rightarrow$ source equivalent CKT

$$Z_i = 10k \parallel \frac{r_{ds} + 10k \parallel 10k}{\mu+1}$$

Common Source Amplifier :Design

- Design a Common source MOSFET Amplifier to provide a voltage gain $\left| \frac{V_o}{V_i} \right| = 10$, between a small signal voltage source having a resistance $10k\Omega$ and load $R_L = 10k$




and $Z_i = 1M\Omega$.

The MOSFET has $r_{ds} = 20k$, $VT = 1.419 V$, $K_n = \frac{2 mA}{V^2}$,

and $IDS = 5mA$.

Assume $VDD = 24V$.

Solution :



$$v_o = -gm \cdot v_{gs} \cdot (R_d // R_l // r_{ds})$$

$$v_{gs} = v_g - v_s$$

$$v_g = \frac{R_1 // R_2}{R_1 // R_2 + R_i} V_i = \frac{Z_i}{Z_i + R_i} V_i = \frac{1000k}{1000k + 10k} V_i$$

$$v_g \cong V_i \quad v_s = 0$$

$$\therefore A_v = -gm \cdot (R_d // R_l // r_{ds})$$

$$Av = -gm \cdot (R_d // R_l // r_{ds})$$

Using $gm = 2\sqrt{KnIDS}$ $\rightarrow gm = 6.23m\text{V}$

For $Av = -10$ $\rightarrow RD = 2.1\text{K}\Omega$

$$V_{DS} = 8.7\text{V}$$

Pinch off region

DC Analysis

Let $V_S = V_{DD}/5 = 4.8\text{V}$ $\rightarrow RS = 0.96\text{K}\Omega$



But $I_{DS} = K_n(V_{GS} - V_T)^2$

For $I_{DS} = 5\text{mA}$ $\therefore V_{GS} = 3\text{V}$

$$V_{GS} = V_G - V_S$$

$$\therefore V_G = 7.8\text{V}$$

NOW

$$V_G = \frac{R_2}{R_2 + R_1}(24) = 7.8\text{V}$$

$$Z_i = R_1 // R_2 = 1\text{M}\Omega$$

Solving for R_1 and R_2 , we get

$$R_1 = 3.1\text{M}\Omega$$

$$R_2 = 1.48\text{M}\Omega$$

