


T10: Field Effect Transistor - FET

Adv.:


- ① High input impedance.
- ② Fewer steps in manufacturing.
- ③ smaller area.

disAdv.:

- ① low Voltage gain.
- ② Poor high frequency performance.
- ③ sensitive to (ESD) (special handling is required).



⇒ Junction Field Effect Transistor (JFET)




$I_{DS} = I_D = I_S$
 إذا الفولتية $-1 = V_{GS}$ ← الويد يتقل
 التيار يتقل
 وكل ما زادنا قيمة الـ V_{GS} يتقل الريد والسيار


⇒ $V_{GS} = V_p$
 (no channel)
 $I_D = 0$

$I_D = f(V_{GS})$

$0 \leq V_{GS} \leq V_p$
 ↓
 maximum channel width → $I_D = \text{max}$
 ↓
 minimum channel width → $I_D = 0$



$I_G = 0$ (pn is reverse biased)




$$I_{DS}(t) = I_{DSS} \left(1 - \frac{V_{GS}(t)}{V_P} \right)^2$$

In pinch-off region:

$$V_p < V_{GS} \leq 0$$

$$|V_{DS}| > |V_p| - |V_{GS}|$$

for both n & p channel



$$I_D = 0$$

$$0 \leq V_{GS} < V_p$$

minimum channel width $I_D = 0$

maximum channel width $I_D = I_{DSS}$

Summary: Pinch off voltage \equiv active region in BJT

• For n-channel

$$V_p < V_{GS} \leq 0$$

$$|V_{DS}| > |V_p| - |V_{GS}|$$

• For p-channel

$$V_p > V_{GS} \geq 0$$

$$|V_{DS}| > |V_p| - |V_{GS}|$$

\Rightarrow Common JFET Biasing Circuits

For JFETs:
$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

Given in the data sheet

For all FETs: $I_G \approx 0A$ ← gate-to-source junction is reverse biased


$$I_D = I_S = I_{DS}$$

* Fixed-Bias Configuration

KVL2:


$$V_{DS} = V_{DD} - I_D R_D$$

$$V_S = 0 \Rightarrow V_{DS} = V_D$$



KVL1:

$$V_{GS} = -V_{GG}$$



Find V_{GS} & I_D & V_{DS} ?

Assume in pinch-off region

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$I_D = 10m \left(1 - \frac{V_{GS}}{-4}\right)^2$$

KVL1:

$$1) \quad V_{GS} = -1.5V$$

$$2) \quad I_D = 10m \left(1 - \frac{-1.5}{4} \right)^2$$

$$3) \quad I_D = 3.9mA$$

KVL2:

$$3) \quad 16 = I_D R_D + V_{DS}$$

$$16 = (3.9m)(2k) + V_{DS}$$

$$V_{DS} = 8.2V$$

4) Check for $|V_{DS}| > |V_{p1}| - |V_{GS}|$

To make

sure that JFET is in pinch off region.

$$8.2 > 4 - 1.5$$

$$8.2 > 2.5 \quad \checkmark$$

our assumption is true.

* Self-Bias Configuration

KVL1: $V_{GS} = V_G - V_S$

$$V_{GS} = -V_S$$

$$V_{GS} = -I_D R_S \quad (1)$$


KVL2: $V_S = I_D R_S$


$$V_D = V_{DD} - I_D R_D$$

OR

$$V_{DS} = V_D - V_S$$

$$V_D = V_{DS} + V_S$$





Find V_{GS} , I_D , V_{DS} ?

KVL1: $V_{GS} = -I_D R_S$
 $V_{GS} = -I_D (0.6\text{k})$ — ①

assume pinch-off region:

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$I_D = 10\text{mA} \left(1 - \frac{V_{GS}}{-4}\right)^2$$
 — ②

$$I_D = 10\text{mA} \left(1 - \frac{-I_D (0.6\text{k})}{-4}\right)^2$$
 ← quadratic equation

$$ax^2 + bx + c = 0$$

$$x_{1,2} = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

$$I_{D1} = 14.7\text{mA} \times (I_{DSS} = 10\text{mA (max)})$$

$$I_{D2} = 3\text{mA}$$

$$V_{GS} = -I_D (0.6\text{k})$$

$$V_{GS} = -1.8\text{V}$$

KVL2: $-15 + 1.5\text{k}I_D + V_{DS} + 0.6\text{k}I_D = 0$

$$V_{DS} = 15 - (1.5\text{k} + 0.6\text{k}) 3\text{mA}$$



$$V_{DS} = 8.7\text{V}$$

check: $|V_{DS}| > |V_p| - |V_{GS}|$?

$$8.7 > 4 - 1.8 \quad \checkmark$$

assumption is true.

* Voltage-Divider Bias



$$V_{th} = \frac{R_2}{R_1 + R_2} V_{DD}$$

$$V_G = V_{th}$$

$$V_G = \frac{R_2}{R_1 + R_2} V_{DD}$$

$$V_{GS} = \frac{R_2}{R_1 + R_2} V_{DD} - I_D R_S \quad \text{--- (1)}$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2 \quad \text{--- (2)}$$

(1) in (2):

$$I_D = I_{DSS} \left(1 - \frac{V_G - I_D R_S}{V_P} \right)^2$$

$I_{D1} \rightarrow ?$

$I_{D2} \rightarrow ?$

ex

$$V_g = \frac{1M(12)}{7.8M} = 1.54V$$

$$V_{gs} = 1.54 - 2.2kI_D$$

$$V_D = -3.3kI_D + 12$$


$$3.3kI_D = 12 - 7$$

$$I_D = 1.52mA$$

$$V_{gs} = -1.8V$$

$$V_{Ds} = V_D - V_s = 7 - (2.2k)(1.52)$$

$$V_{Ds} = 3.656V$$



ex p-channel:

$$V_{gs} = \frac{47k(-20) + I_D(1.65k)}{188k}$$

$$V_{gs} = -4 + 1.65kI_D \quad \text{--- ①}$$

Assume pinch-off region:

$$I_D = I_{DSS} \left(1 - \frac{V_{gs}}{V_p}\right)^2$$

$$I_D = 18m \left(1 - \frac{V_{gs}}{5}\right)^2 \quad \text{--- ②}$$


$$\text{① in ②} \Rightarrow I_D = 18m \left(1 - \frac{-4 + 1.65kI_D}{5}\right)^2$$

$$I_{D1} = 4.7mA \checkmark \rightarrow V_{gs} = 3.75 < V_p \checkmark$$


$$I_{D2} = 7.4mA \checkmark \rightarrow V_{gs} = 8.21 > V_p \times$$

$$I_D = 4.7mA, \quad V_{gs} = 3.75V$$


[27:00] [1:00:49]



⇒ D MOSFET (Depletion MOSFET)



for $V_{GS} = 0$



$V_{GS} = 1$ } enhancement mode

$V_{GS} = 0$ } depletion mode

$V_{GS} = -1$ } depletion mode




$V_{GS} = V_p$ } depletion mode

for $V_{GS} = -1$

width decreases
 I_D becomes less

for $V_{GS} = V_p$

for $V_{GS} = 1 - 0 I$



$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2 \quad *$$


→ for $V_p \leq V_{GS} \leq 0 \Rightarrow 0 \leq I_D \leq I_{DSS}$
Depletion mode

→ for $V_{GS} > 0 \Rightarrow I_D > I_{DSS}$
Enhancement mode


$$V_{GS} = 0 \quad A_{mF} = 10^{-4}$$

EMOJECT (Enhancement MOSFET)

- for n-channel
 - $V_{GS} > V_p$ (negative) *
 - $V_{DS} > V_{GS} - V_p$
- for p-channel
 - $V_{GS} < V_p$ (positive) *
 - $V_{DS} < V_{GS} - V_p$



ex



Suppose in pinch-off region:

$$V_G = \frac{11M}{11+100M} (12)$$

$$V_G = 1.19V$$

$$V_{GS} = V_G = 1.19V$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

$$= 4m \left(1 - \frac{1.19}{-5}\right)^2 = 6.13mA = I_D$$

$$I_D = 4.952mA$$

$$V_{DS} = 12 - 0.5k(6.13m)$$

$$V_{DS} = 8.935V$$


$$V_{DS} > V_{GS} - V_p$$

(6.19V) ✓

our assumption is true!

$$V_{DS} > |V_p| = 5V < |V_{GS}| = 1.19V$$

⇒ EMOSFET (Enhancement MOSFET)




→ no physical channel
 → we will have an induced channel due to V_{GS}

$$V_{GS} > \frac{V_{GS(th)}}{1} = V_T$$


→ gate-to-source threshold Voltage

→ This is the minimum Voltage required to have a good concentration of carriers near the gate.




p-channel
 ↓

$$V_{GS} < V_T$$



n-channel
 ↓

$$V_{GS} > V_T$$




$$I_D = K_n (V_{GS} - V_T)^2$$

$$K_n = \frac{I_{D(on)}}{(V_{GS(on)} - V_T)^2}$$

$|V_{DS}| > |V_{GS} - V_T|$ → both n & p channels

ex Find V_{GS} , I_D , V_{DS} ?



$K_n = 0.25 \text{ mA/V}^2$

$V_T = 2\text{V}$ must be given
 $\neq 25.7 \text{ mV}$

$V_G = \frac{22\text{M}}{(22+47)\text{M}} (18)$

$V_G = 5.74\text{V}$

$V_{GS} = 5.74 - 0.5\text{K}I_D$ ①

$I_D = K_n (V_{GS} - V_T)^2$

$I_D = 0.25 \text{ m} (5.74 - 2 - 0.5I_D)^2$

$I_{D1} = 29.03 \text{ mA}$ $\leftarrow I_D = 0.25 \text{ m} (3.74 - 0.5\text{K}I_D)^2$

$I_{D2} = 1.92 \text{ mA}$

$V_{GS1} = -8.775 < V_T$ ✗

$V_{GS2} = 4.78\text{V}$ ✓

$I_D = 1.92 \text{ mA}$

$V_{GS} = 4.78\text{V}$

$18 = (2.2\text{K})(1.92) + V_{DS} + (0.5\text{K})(1.92\text{m})$

$V_{DS} = 12.816\text{V}$

To check $|V_{DS}| > |V_{GS} - V_T|$

$12.816 > 2.78$ ✓

Complementary MOS (CMOS) inverter

n-channel: $V_{GS} > V_T$

if $V_{GS} \gg V_T$

$V_D \approx 0V$ (short)

p-channel: $V_{GS} < V_T$

* $[0, t_1]$

$$V_{GS1} = V_{GS} - V_{S1} = 10 - 0 = 10V$$

$10V \gg V_{T1} = 2V$

$\Rightarrow Q_1$ is on, replaced with short circuit

$$V_{GS2} = V_{GS} - V_{S2} = 10 - 10 = 0V$$

$0 < 2 \checkmark$

$\Rightarrow Q_2$ is off, replaced with open circuit

$$V_O = 10V$$

* $[t_1, t_2]$

$$V_{GS1} = V_{GS} - V_{S1} = 0 - 0 = 0V$$

$$V_{GS1} = 0V$$

$$V_{GS1} \not> 2V \checkmark$$

$0 < 2 \checkmark$

$\Rightarrow Q_1$ is off, replaced with open circuit

$$V_{GS2} = V_{GS} - V_{S2} = 10 - 10 = 0V$$

$$= 0 - 10 = -10V$$





$$V_{GS2} = -10V$$

$$V_{GS2} < V_{T2}$$

$-10 < -2 \checkmark$

$\Rightarrow Q_2$ is on, replaced with short circuit

$$V_O = 0V$$



* FET Amplifiers & AC small signal analysis

⇒ Transconductance g_m ← always positive

$$g_m = \frac{\partial I_D}{\partial V_{GS}} \rightarrow \left[\frac{A}{V} \right] = \frac{1}{\Omega} = \Omega^{-1} = \text{siemens}$$

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_P} \right)^2$$

OR

$$I_D = K_n (V_{GS} - V_T)^2$$


* JFET & DMOSFET

$$g_m = g_{m0} \left[1 - \frac{V_{GS}}{V_P} \right] = g_{m0} \sqrt{\frac{I_D}{I_{DSS}}}; \quad g_{m0} = \frac{2I_{DSS}}{|V_P|} = g_m \Big|_{V_{GS}=0}$$

* EMOSFET

$$g_m = 2\sqrt{I_D K} \leftarrow \text{constant}$$

← dc analysis



FET Amplifiers


have the same ac ss eq. circuit

- | | | |
|---|----------------------------|---------------------------------|
| { | 1. Common Source (CS) → CE | BJT |
| | 2. Common Drain (CD) → CC | (V _{GS}) _Q |
| | 3. Common Gate (CG) → CB | (V _{GS}) _Q |

• To construct ac ss eq. circuit:

- ① C₁ & C₂ replaced by short circuit.
- ② V_{DD} = 0 (short), V_{GS} = 0 (short)
- ③ FET ac ss MODEL

⇒ Impedance Reflection



• KVL for drain-source loop

① $V_3 - i_D R_D - i_D r_{ds} + \mu V_{gs} - i_D R_S - V_2 = 0$


$V_{gs} = V_g - V_s$

$V_{gs} = V_g - (V_2 + i_D R_S)$

② in ①

$V_3 - i_D R_D - i_D r_{ds} - i_D R_S + \mu (V_g - (V_2 + i_D R_S)) - V_2 = 0$

→ $i_D = \frac{V_3 + \mu V_g - V_2 (\mu + 1)}{R_D + r_{ds} + R_S (\mu + 1)}$ (drain eq. circuit equation)



Reflection from source to drain:

$\mu V_{gs} \Rightarrow \mu V_g$

$2R_S \Rightarrow R_S (\mu + 1)$

$V_2 \Rightarrow V_2 (\mu + 1)$

① Vgs = Vg - Vs

② Vgs = Vg - (V2 + iD RS)


③ Vgs = Vg - (V2 + iD RS)

$$\frac{1}{s} = j\omega$$

$$= \frac{0.1}{s} = j\omega$$

divide eq. (3) by $(\mu+1)$

$$i_d = \frac{\frac{V_s}{\mu+1} + \frac{\mu V_s}{\mu+1} - V_z}{\frac{R_D}{\mu+1} + \frac{r_{ds}}{\mu+1} + R_s} \quad \text{--- (1) (source eq. circuit equation)}$$



Reflection Drain to source:


$$\mu V_o \Rightarrow \frac{\mu V_o}{\mu+1}$$

$$R_D \Rightarrow \frac{R_D}{\mu+1}$$

$$r_{ds} \Rightarrow \frac{r_{ds}}{\mu+1}$$

$$V_s \Rightarrow \frac{V_s}{\mu+1}$$

⇒ example: Phase Splitting circuit



$$r_{ds} = 100 \text{ k}\Omega$$

$$g_m = 1 \text{ mS}$$

* Find A_v , Z_o , Z_i


$$A_{v1} = \frac{V_{o1}}{V_i}$$

$$A_{v2} = \frac{V_{o2}}{V_i}$$


$$X_c = \frac{1}{2\pi f C}$$

$$dc \rightarrow f = 0 \rightarrow X_c = \frac{1}{0} = \infty \rightarrow open$$

$$ac \rightarrow f \rightarrow X_c = 0 \rightarrow short$$



ac ss equivalent circuit



$$V_{o1} = \frac{R_D}{R_D + R_S(\mu+1) + r_{ds}} \cdot (-\mu V_g) \quad (\text{Voltage Divider})$$

$$V_g = \frac{R_{th}}{R_{th} + R_i} \cdot V_i$$

$$A_{v1} = \frac{V_{o1}}{V_i} = \frac{V_{o1}}{V_g} \cdot \frac{V_g}{V_i} = \frac{-\mu R_D}{R_D + R_S(\mu+1) + r_{ds}} \cdot \frac{R_{th}}{R_{th} + R_i}$$

$$Z_{o1} = R_D \parallel (r_{ds} + R_S(\mu+1))$$

$V_i = 0$
 $V_g = 0$
 $\mu V_g = 0$
 (short)


$$\frac{v_o}{v_i} = \mu$$

$$\frac{v_o}{v_i} = \mu A$$

• To Find V_{o2} :

$$V_{o2} = \frac{R_s}{R_s + \frac{r_{ds} + R_D}{\mu + 1}} \left(\frac{\mu V_g}{\mu + 1} \right)$$

$$V_g = V_i \frac{R_{th}}{R_{th} + R_i}$$



$$Z_{o2} \Big|_{\substack{V_i=0 \\ V_g=0 \\ \frac{\mu V_g}{\mu+1}=0}} = R_s \parallel \left(\frac{r_{ds}}{\mu+1} + \frac{R_D}{\mu+1} \right)$$

$$\mu = g_m r_{ds}$$

if $r_{ds} \rightarrow \infty \Rightarrow$

$$Z_{o2} \Big|_{r_{ds}=\infty} = R_s \parallel \frac{1}{g_m}$$

$$\lim_{r_{ds} \rightarrow \infty} \frac{r_{ds} + R}{\mu + 1} = \lim_{r_{ds} \rightarrow \infty} \frac{r_{ds} + R}{g_m r_{ds} + 1} = \frac{1 + \frac{R}{r_{ds}}}{g_m + \frac{1}{r_{ds}}} = \frac{1}{g_m}$$

$$Z_i = R_{th}$$