



Faculty of Information Technology

Electrical Engineering Department

ANALOG ELECTRONICS

ENEE 236_Q2

- Name: Anas Nimer.
- ID#: 1180180.
- Instructor: Dr. Nasser Ismail.
- Section: 2.

Abstract:

The aim of this assignment is to design a Common Emitter (CE) Amplifier with Voltage Divider Bias. And to be able to calculate the unknown resistors from the DC Analysis, and to use h-parameter AC Analysis to make the amplifier with the aimed Voltage Gain (A_v) and input Impedance (Z_i).

Notes for the assignment:

- 1) $R_L = 100\text{k}\Omega$
- 2) Aimed impedance (Z_i) must be $> 10\text{k}\Omega$
- 3) Aimed Voltage Gain (A_v) must be around -50 at 5kHz frequency
- 4) $12\text{V} < V_{CC} < 18\text{V}$
- 5) $12\mu\text{F} < \text{Caps} < 18\mu\text{F}$

Table of Content:

Contents

Abstract:	2
❖ Question2	4
❖ Procedure:	5
• 1) Calculating the Current Gain value B.	5
• 2) Designing DC bias circuit with $V_{CE}=0.5V_{CC}$ and $1mA < I_c < 5mA$.	6
• 3) Testing Voltage Gain using transient analysis.	9
Test1: 1kHz. (Vo in red, Vin in green).....	13
Test2: 5kHz. (Vo in red, Vin in green).....	13
Test3: 10kHz. (Vo in red, Vin in green).....	14
• 4) Testing Voltage Gain using AC sweep.	15
The Plot of Vo:	15
The Plot of dB(Vo):	16
❖ Conclusion and Discussion:	17

❖ Question2:

Design a Common Emitter Amplifier using **QbreakN** npn transistor from pspice .

- Use voltage divider bias configuration.
- Assume load resistor $R_L = 100\text{kohm}$,
- The amplifier input Impedance must be $> 10\text{ kohm}$
- Voltage gain $A_v = -50$ (at 5kHz)
- $12 < V_{cc} < 18\text{ V}$
- $12\mu\text{F} < \text{Caps} < 18\mu\text{F}$


1. Test the transistor in pspice using a simple thevinin equivalent bias circuit to estimate its current gain value beta that will be used in further calculations (use bias point detail)
2. Design the dc bias such that V_{CE} is approximately $0.5V_{cc}$, $1\text{mA} < I_c < 5\text{mA}$
3. Test the voltage gain with input sinusoidal signal that has an amplitude =10 mV and different frequencies: 1kHz, 5kHz and 10kHz (use transient analysis)
4. Test the voltage gain with an ac signal with amplitude=1V using ac sweep (decade type from 1Hz to 10MHz) , plot V_o and $\text{dB}(V_o)$

Show all design steps using methods learned in the course and use h-parameter equivalent circuit in your modeling


❖ Procedure:

- 1) Calculating the Current Gain value B.

To calculate the current gain value B, I used a DC simple thevinin equivalent circuit shown in this figure:



To calculate B:



- 2) Designing DC bias circuit with $V_{CE}=0.5V_{CC}$ and $1\text{mA} < I_C < 5\text{mA}$.

The calculations:

Designing Dc voltage Divider Bias

Thevenin equivalent circuit:

* to make Z_i as high as possible, V_{CC} should be high and I_{CQ} should be below:

$$1\text{mA} < I_C < 5\text{mA} \Rightarrow I_{CQ} = 1.5\text{mA}$$

$$12 < V_{CC} < 18 \Rightarrow V_{CC} = 18$$

* calculations:

$$V_{CEQ} = 0.5 V_{CC} = 9\text{V} \quad \text{assume } V_E = 1.8\text{V}$$

$$I_{BQ} = \frac{I_{CQ}}{\beta} = \frac{1.5\text{mA}}{100} = 15\mu\text{A}$$

$$I_{EQ} = I_{CQ} + I_{BQ} = 1.515\text{mA}$$

$$R_E = \frac{V_E}{I_{EQ}} = \frac{1.8}{1.515 \times 10^{-3}} = 1188.1\Omega$$


$$R_C = \frac{V_{CC} - V_{CEQ} - I_{EQ} R_E}{I_{CQ}}$$

$$= \frac{18 - 9 - 1.515 \times 10^{-3} \times 1188.1}{1.5 \times 10^{-3}} = 4.8\text{k}\Omega$$

$$\begin{aligned}
 * R_{Hh} &< \frac{(P_{+1}) R_E}{10} \\
 &< \frac{(101)(1188.1)}{10} \\
 &< 12 \text{ k}\Omega \quad \Rightarrow \quad \boxed{R_{Hh} = 12 \text{ k}\Omega} \\
 &\quad \text{to make the } \leftarrow \\
 &\quad \text{input impedance high}
 \end{aligned}$$

$$\begin{aligned}
 * V_{Th} &= I_{EQ} \left(R_E + \frac{R_{Hh}}{P_{+1}} \right) + V_{BE} \\
 &= 1.515 \times 10^{-3} \left(1188.1 + \frac{12000}{101} \right) \\
 &= 2.7 \text{ V}
 \end{aligned}$$

The circuit:



We can see that $I_c = 1.452 \text{ mA}$, still in the range that we aimed for, and also we can see that $V_{CE} = (11.03 - 1.742) = 9.3 \text{ V}$, it is very close to the aimed V_{CEQ} which is $0.5V_{CC} = 9 \text{ V}$.

Now, to calculate R_1 and R_2 (They will be used in the final circuit):

to calculate R_1 and R_2

$$V_{th} = \frac{R_2 \cdot V_{CC}}{R_1 + R_2} \Rightarrow 2.7 = \frac{R_2 \cdot 18}{R_1 + R_2}$$
$$(2.7)(R_1 + R_2) = 18R_2$$
$$R_1 + R_2 = 6.7R_2$$
$$R_1 = 5.7R_2$$
$$R_{th} = \frac{R_1 R_2}{R_1 + R_2}$$
$$12000 = \frac{R_2 \cdot 5.7R_2}{6.7R_2} = \frac{5.7R_2}{6.7}$$
$$12000 = 0.85R_2$$
$$R_2 = 14.1 \text{ k}\Omega$$
$$R_1 = 80.4 \text{ k}\Omega$$

- 3) Testing Voltage Gain using transient analysis.

Supposing there is no (R_i), these are the calculations for (Z_i) and A_v , assuming $R_{E1}=73\text{ohm}$ (I had so many different attempts to find out that this value of $R_{E1}=73\text{ohm}$ is great to have A_v around the aimed -50, and also not making the input impedance (Z_i) drop by much), We can note that (Z_i) did not reach 10kohm because it is impossible to reach that because it must be less than (R_{th}) which is 12kohm .

* Calculating Z_i and A_v from Ac equivalent circuit:

* since $Z_i = R_{th} \parallel h_{be} + R_{E1} \cdot \alpha (R_{th})$ and $R_{th} = 12\text{k}\Omega$, it is impossible to reach $10\text{k}\Omega$ for Z_i

* after many failing attempts, i found out that $R_{E1} = 73$ is the best value to make the A_v be around -50, and not hurting the impedance

$R_{E1} = 1188.1\Omega$ let $R_{E1} = 73\Omega$ and $R_{E2} = 1115.1\Omega$

* $Z_i = R_{th} \parallel h_{be} + R_{E1} \cdot \alpha (R_{th})$

$$= \frac{(12000) (1712.7 + (73 \cdot 101))}{12000 + 1712.7 + (73 \cdot 101)} = \boxed{5170.7 \Omega}$$

Note: the input impedance didn't reach the targeted value which is $10\text{k}\Omega$ or larger, due to V_{cc} & I_c limitation.

* $v_o = -h_{fe} \cdot i_b (R_C \parallel R_L)$

$$= -100 i_b \left(\frac{10000 \cdot 4800}{10000 + 4800} \right)$$

$$= \boxed{-458015.3 i_b}$$

$$* v_i = Z_i i_i = \boxed{5170.7 i_i}$$

$$* i_b = \frac{R_{th}}{R_{th} + h_{be} + R_E (\beta + 1)}$$

$$i_c = \frac{12000 + 1712.7 + (730 \times 101) i_b}{12000}$$


$$\boxed{i_c = 1.76 i_b}$$

$$* v_i = Z_i i_i = \boxed{9100 i_b}$$

$$* A_v = \frac{v_o}{v_i} = \frac{458015.3 i_b}{1.76 \times 5170.7} = \boxed{-50.329}$$

it is a little higher than the aimed -50 so we need a resistor R_i

After making these calculations assuming (R_i) does not exist, we can see that A_v turned out to be (-50.329) , but we aimed for (-50) , so we need to have (R_i) , this is the calculations of (R_i) to have the theoretical value of (A_v) equal exactly (-50) .



* A_v should be -50 , so R_i should be :-

$$A_v = \frac{V_o}{V_i} = -50, \quad V_o = -458015.3 i_b$$

$$V_i = \frac{-458015.3 i_b}{-50}$$

$$= 9160.3 i_b$$

$$V_i = (R_i + Z_i) i_i$$


$$9160.3 i_b = (R_i + 5170.7) * 1.76 i_b$$

$$R_i = 34.8$$


Now that we have all the unknowns ready, we can finally test the Voltage Gain in the main circuit that is shown in this figure:

Note that I put 14uF for the capacitor which is in the range that we were asked for.

Note: The V_{sin} has amplitude 10mV.




Test1: 1kHz. (Vo in red, Vin in green)




We can see that the output peak value is 525.001m, and the input was 10m,
So **$A_v = -52.5$** , which is very close to the aimed -50.

Test2: 5kHz. (Vo in red, Vin in green)



We can see that the output peak value is 508.307m, and the input was 10m,
So **$A_v = -50.8$** , which is very close to the aimed -50.

Test3: 10kHz. (Vo in red, Vin in green)



We can see that the output peak value is 502.370m, and the input was 9.998m,
So $A_v = -50.2$, which is very close to the aimed -50.


Results:

	<u>Theoretical</u>	<u>PSPice at 1kHz</u>	<u>PSPice at 5kHz</u>	<u>PSPice at 10kHz</u>
<u>Voltage Gain</u> <u>(A_v)</u>	-50	-52.5	-50.8	-50.2

- **4) Testing Voltage Gain using AC sweep.**


Note: The AC amplitude is 1V, decade type from 1Hz to 10MHz.

The Plot of Vo:



The peak value is 49.959, so **$A_v = -49.959$** .

The Plot of dB(Vo):



The peak value is 33.972, so:

$$20\text{Log}(-A_v) = 33.972$$

$$\text{Log}(-A_v) = 1.6986$$

$$-A_v = 49.95$$

$A_v = -49.95$

Results:

	<u>Theoretical</u>	<u>Vo Plot</u>	<u>dB(Vo) Plot</u>
<u>Voltage Gain (Av)</u>	-50	-49.959	-49.95

❖ Conclusion and Discussion:

After finishing this Question, we learnt a lot about designing amplifiers using the BJT Transistor, and how we can use software like PSpice to simulate it, and how we can use the DC Analysis and h-parameter AC Analysis to find out what is the values of the unknown resistors and to make the amplifier close to the aimed Voltage Gain (A_v).

We can note that the BJT Transistor that we used is QbreakN has the Current Gain value (β) of 100.

The value of the input impedance should always be less than (R_{th}), and the value of (R_{th}) cannot exceed 10kohm and that is because of the limitations of the range of (I_c) and the range of (V_{cc}), probably if I assumed that (V_e)= $0.2 \cdot (V_{cc})$, the values of (R_E) and (R_{th}) would be higher than what I got, but still there is no way that it could exceed 10kohm, and even if it does, it would affect the Voltage Gain and prevent it from being around -50.

For the tests of the Voltage Gain (A_v) at different frequencies, we can see that all of the had a Voltage Gain (A_v) around -50, which is what we aimed for, but by looking at the graph of the AC sweep, we can note that if we take a value that is less than 1kHz, we might have a lower Voltage Gain (A_v).