


Name:: Asmaa abed Al-Rahman Fares

Std.No::1210084

section 1

PostLab8

the question::



verilog code

```
1 module four_bit_adder (A, B, C_in, Sum, C_out);
2   input [3:0] A;
3   input [3:0] B;
4   input C_in;
5   output [3:0] Sum;
6   output C_out;
7   wire [3:0] carry;
8
9   //full adder
10  full_adder FA1 (A[0], B[0], C_in, Sum[0], carry[0]);
11  full_adder FA2 (A[1], B[1], carry[0], Sum[1], carry[1]);
12  full_adder FA3 (A[2], B[2], carry[1], Sum[2], carry[2]);
13  full_adder FA4 (A[3], B[3], carry[2], Sum[3], C_out);
14 endmodule
```

System (33) | Processing (62) | Extra Info | Info (54) | Warning (8) | Critical Warning | Error | Suppressed (6) | Flag

9°C Cloudy | 11:33 AM 12/26/2022

Quartus II - C:/altera/90/quartus/PostLab8 - PostLab8 - [full_adder.v]

File Edit View Project Assignments Processing Tools Window Help

PostLab8

Project Navigator

- four_bit_adder.v
- full_adder.v
- four_bit_OR_array.v
- four_bit_AND_array.v
- QuadMux_4bit.v
- FullDesign.v

```

1 module full_adder(input a,b,c,output sum,cout);
2
3   assign sum=a^b^c;
4   assign cout=(a&b) || (b&c) || (a&c);
5 endmodule

```

Tasks

Flow: Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate Bitstream)
- Classic Timing Analyzer
- EDA Navigator

Messages

Type	Message
Info	Quartus II Assembler was successful. 0 errors, 0 warnings
Info	Running Quartus II Classic Timing Analyzer
Info	Command: quartus_tan --read_settings_files=off --write_settings_files=off PostLab8 -c PostLab8 --timing_analysis_only

System (33) Processing (62) Extra Info Info (54) Warning (8) Critical Warning Error Suppressed (6) Flag

9°C Cloudy 11:33 AM 12/26/2022

Quartus II - C:/altera/90/quartus/PostLab8 - PostLab8 - [four_bit_AND_array.v]

File Edit View Project Assignments Processing Tools Window Help

PostLab8

Project Navigator

- four_bit_adder.v
- full_adder.v
- QuadMux_4bit.v
- FullDesign.v
- four_bit_AND_array.v
- four_bit_OR_array.v

```

1 module four_bit_AND_array1(input [3:0]a,input [3:0]b,output [3:0]result);
2   assign result[0] = a[0] & b[0];
3   assign result[1] = a[1] & b[1];
4   assign result[2] = a[2] & b[2];
5   assign result[3] = a[3] & b[3];
6 endmodule

```

Tasks

Flow: Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate Bitstream)
- Classic Timing Analyzer
- EDA Navigator

Messages

Type	Message
Info	Longest tpd from source pin "s0" to destination pin "result[1]" is 9.629 ns
Info	Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
Info	Quartus II Full Compilation was successful. 0 errors, 13 warnings

System (43) Processing (62) Extra Info Info (54) Warning (8) Critical Warning Error Suppressed (6) Flag

Message: 0 of 143

Ready Ln 6, Col 10 Idle NUM

Quartus II - C:/altera/90/quartus/PostLab8 - PostLab8 - [four_bit_OR_array.v]

File Edit View Project Assignments Processing Tools Window Help

PostLab8

Project Navigator

- four_bit_adder.v
- full_adder.v
- QuadMux_4bit.v
- FullDesign.v
- four_bit_AND_array.v
- four_bit_OR_array.v**

```

1 module four_bit_OR_array(input [3:0]a,input [3:0]b,output [3:0]result);
2 assign result[0] = a[0] | b[0];
3 assign result[1] = a[1] | b[1];
4 assign result[2] = a[2] | b[2];
5 assign result[3] = a[3] | b[3];
6
7 endmodule

```

Tasks

Flow: Compilation

Task

- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate Bitstream)
- Classic Timing Analyzer
- EDA Navigator

Type Message

- Info: Longest tpd from source pin "s0" to destination pin "result[1]" is 9.629 ns
- Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
- Info: Quartus II Full Compilation was successful. 0 errors, 13 warnings

System (43) Processing (62) Extra Info Info (54) Warning (8) Critical Warning Error Suppressed (6) Flag

8°C Cloudy 11:41 AM 12/26/2022

Quartus II - C:/altera/90/quartus/PostLab8 - PostLab8 - [QuadMux_4bit.v]

File Edit View Project Assignments Processing Tools Window Help

PostLab8

Project Navigator

- four_bit_adder.v
- full_adder.v
- four_bit_OR_array.v
- FullDesign.v
- four_bit_AND_array.v
- QuadMux_4bit.v**

```

1
2
3 module QuadMux_4bit(input [3:0] A, input [3:0] B, input [1:0] S, output [3:0] Y);
4
5 assign Y = (S == 0) ? A : B;
6
7 endmodule

```

Tasks

Flow: Compilation

Task


- Compile Design
- Analysis & Synthesis
- Fitter (Place & Route)
- Assembler (Generate Bitstream)
- Classic Timing Analyzer
- EDA Navigator

Type Message


- Info: Quartus II Assembler was successful. 0 errors, 0 warnings
- Info: Running Quartus II Classic Timing Analyzer
- Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PostLab8 -c PostLab8 --timing_analysis_only

System (33) Processing (62) Extra Info Info (54) Warning (8) Critical Warning Error Suppressed (6) Flag


9°C Cloudy 11:36 AM 12/26/2022



waveform::



Block Diagram::



or

