

BIRZEIT UNIVERSITY

Summer2022

Digital Systems ENCS2340

Verilog HDL Project

Dr.Ayman Hroub

Section (3)

QOSSAY RIDA (1211553)

Contents:

Definition for 1-bit ALU

Figure for 1-bit ALU circuit

Component :

1 >> Full Adder Code by Verilog , Block Diagram , WaveForm , Truth table

2 >> Mux 2*1 Code by Verilog , Block Diagram , WaveForm , Truth table

3 >> Mux 4*1 Code by Verilog , Block Diagram , WaveForm , Truth table

whole system:

Figure for 1-bit ALU circuit

The code for The 1-bit ALU

The block diagram for ALU

This ALU has [1:0] operation :

When the user enters the operation (00) WaveForm

When the user enters the operation (01) WaveForm

When the user enters the operation (10) WaveForm


When the user enters the operation (11) WaveForm

Truth table for each operation

Definition for 1-bit ALU :

(<u>Arithmetic Logic Unit</u>) ALU is a digital function that implements the microoperation on the information stored in registers, ALU is a fundamental building block of the many varieties of computing circuits, including the central processing unit (CPU) of computers and graphics processing units (GPUs). one CPU or GPU may contain multiple ALUs.

Figure for 1-bit ALU circuit :




Component :

This circuit has a four component (1: Full Adder , 2: Mux2*1 , 1: Mux4*1) and has And gate , Or gate


1- Full Adder :

A full adder is a digital circuit to adds 1-bit plus 1-bit plus 1-bit and produces sum and carry .

Code by Verilog for Full Adder :




The Block diagram for Full Adder :



The WaveForm for Full Adder :

	Name	Value at 0 ps	0 ps 0 ps 1	10.0 ns	20.0 ns	30.0 ns	40.0 ns
₽0	a	A 0					
≥ 1	b	A 0					
₽ 2	cin	A 0					
3	cout	A 0					
•	sum	A 0					
							1




2- Mux 2-1:

A 2-to-1 multiplexer consists of two inputs i0 and i1, one select input s and one output F. Depending on the select signal, the output is connected to either of the inputs , if s=0 then the output be i0 else the output be i1.

Code by Verilog for Mux 2-1:

```
1 =module Mux2_1 (i0,i1,s,F);
2 input i0,i1,s;
3 output F ;
4 assign F = (s == 0)? i0 : i1;
5 endmodule |
```

The Block diagram for Mux 2-1:



The WaveForm for Mux 2-1:

	Name	Value at 90.0 ns	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns
₽0	iO	A 0					
1	i1	A 1					
₽ 2	S	A 0					
3	F	A O					
					0 0 0		

The Truth table for Mux 2-1:

				By WaveForm	By experience
/	i0	i1	S	F	F
1	0	x	0	0	0
2	1	x	0	1	1
3	x	0	1	0	0
4	x	1	1	1	1

3- Mux 4-1:


A 4-to-1 multiplexer consists four data input lines as i0 to i3, two select lines as s0 and s1 and a single output line F. The select lines S0 and S1 select one of the four input lines to connect the output line , if ($\{s1,s0\}=00$) the output be i0 , else if ($\{s1,s0\}=01$) the output be i1 , else if ($\{s1,s0\}=10$) the output be i2 , else the output be i3.

NOTE : We will not use i3 in this circuit .

Code by Verilog for Mux 4-1:

```
1
  module Mux4_1 (i0,i1,i2,s0,s1,F);
2
   input i0, i1, i2, s0, s1;
3
   output reg F ;
4
  ■always @(*) begin
5
            ({s1, s0} = 'b00) F=i0;
   if
6
   else if ({s1,s0} == 'b01) F=i1;
7
   else if ({s1,s0} == 'b10) F=i2;
8
   end
9
   endmodule
```

The Block diagram for Mux 4-1:



The WaveForm for Mux 4-1:

		Value at	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0 ns	60.0 ns	70.0 ns	80. <mark>0</mark> ns
	Name	90.0 ns									
₽0	iO	A 0									
1	if	A 0									
₽ 2	i2	A1									
₫>3	sO	A 0									
≥2 ≥3 ≥4	s1	A 0	LUL								
@5	F	A 0									

The Truth table for Mux 2-1:


						By WaveForm	By experience
	i0	i1	i2	sO	s1	F	F
1	0	x	x	0	0	0	0
2	1	x	x	0	0	1	1
3	x	0	x	0	1	0	0
4	x	1	x	0	1	1	1
5	x	x	0	1	0	0	0
6	x	x	1	1	0	1	1
7	x	x	x	1	1	X	X

whole system:

This ALU will do Three operation (00, 01, 10)


(11) operation is invalid operation

Figure for 1-bit ALU circuit:



- 10 or (WOR,WMA,WMB);
- 11 Full_Adder (WMA,WMB,cin,WSUM,cout);
- 12 Mux4_1 (WAND, WOR, WSUM, operation0, operation1, F);
- 13 endmodule

The block diagram for ALU:



This ALU has [1:0] operation :

• When the user enters the operation (00): WaveForm

		Value at	0 ps	10.0 ns	20.0 ns	30.0 ns	40.0 ns	50.0 ns	60.0 ns	70.0 ns	80.0 ns
	Name	240.0 ns									
₽0	operation 1	A 1									
	operation0	A 1									
	A	A 0									
₫>3	В	A 0									
₫ 4	inv_A	A 0									
₽5	inv_B	A 0									
₽6	cin	A 0									
₽ 6 • 7	cout	A 0									
@ 8	F	A 0									

• When the user enters the operation (01): WaveForm

		Value at	90.0 ns	100 _, 0 ns	110,0 ns	120 _, 0 ns	130,0 ns	140,0 ns	150,0 ns	160,0 ns
	Name	240.0 ns								
0	operation1	A 1								
⊡ •1	operation0	A1								
⊡ •2	Α	A 0								
₫>3	В	A 0								
₫•4	inv_A	A 0								
₽5	inv_B	A 0								
	cin	A 0								
@ 7	cout	A 0								
@ 8	F	A 0								

• When the user enters the operation (10): WaveForm

		Value at	170,0 ns	180,0 ns	190 _, 0 ns	200 ₁ 0 ns	210,0 ns	220 _, 0 ns	230 _, 0 ns	240,0 ns
	Name	490.0 ns								
0 📹	operation1	A 1								
i ≥1	operation0	A O								
₽ 2	A	A O								
⊡> 3	В	A 0								
1	inv_A	A1								
₫>5	inv_B	A O								
 ▶0 ▶1 ▶2 ▶3 ▶4 ▶5 ▶6 ♥7 	cin	A O								
@7	cout	A O								
@ 8	F	A1								

• When the user enters the operation (11): WaveForm

	Name	Value at	250,0) ns 260	260,0 ns 27		80,0 ns 2	90,0 ns	300,0 ns	310,0 ns	320,0 ns
	ivame	490.0 ns									
₽0	operation 1	A 1									
⊡ 1	operation0	A 0									
⊡ >2	Α	A 0									
₫>3	В	A 0									
₫₽4	inv_A	A 1			1		1				
	inv_B	A 0									
₫>6	cin	A 0									
	cout	A 0									
@ 8	F	A 1									

Truth table for each operation:

This circuit has 7 inputs then we have 128 combination be input for the circuit , 2 inputs represent the operation that mean the operation will be (00, 01, 10, 11) but (11) operation is invalid (don't care about F), Hence when the operation be $(11) \rightarrow F = x$ and we just find cout.

Attached on the next four pages the Truth table for the four operations :



Operation (00) :

								Wa	By aveForm		By experience	
							ſ					- -
$\overline{\ }$	Operation1	Operation0	А	В	inv_A	inv_B	cin	cout	F	cout	F	
1	0	0	0	0	0	0	0	0	0	0	0	l ✓
2	0	0	0	0	0	0	1	0	0	0	0	 ✓
3	0	0	0	0	0	1	0	0	0	0	0	1
4	0	0	0	0	0	1	1	1	0	1	0	1
5	0	0	0	0	1	0	0	0	0	0	0	 ✓
6	0	0	0	0	1	0	1	1	0	1	0	I
7	0	0	0	0	1	1	0	1	1	1	1	1
8	0	0	0	0	1	1	1	1	1	1	1	 ✓
9	0	0	0	1	0	0	0	0	0	0	0	 ✓
10	0	0	0	1	0	0	1	1	0	1	0	1
11	0	0	0	1	0	1	0	0	0	0	0	1
12	0	0	0	1	0	1	1	0	0	0	0	1
13	0	0	0	1	1	0	0	1	1	1	1	1
14	0	0	0	1	1	0	1	1	1	1	1	1
15	0	0	0	1	1	1	0	0	0	0	0	1
16	0	0	0	1	1	1	1	1	0	1	0	 ✓
17	0	0	1	0	0	0	0	0	0	0	0	1
18	0	0	1	0	0	0	1	1	0	1	0	 ✓
19	0	0	1	0	0	1	0	1	1	1	1	1
20	0	0	1	0	0	1	1	1	1	1	1	 ✓
21	0	0	1	0	1	0	0	0	0	0	0	1
22	0	0	1	0	1	0	1	0	0	0	0	1
23	0	0	1	0	1	1	0	0	0	0	0	1
24	0	0	1	0	1	1	1	1	0	1	0	1
25	0	0	1	1	0	0	0	1	1	1	1	1
26	0	0	1	1	0	0	1	1	1	1	1	1 × .
27	0	0	1	1	0	1	0	0	0	0	0	1
28	0	0	1	1	0	1	1	1	0	1	0	1
29	0	0	1	1	1	0	0	0	0	0	0	1
30	0	0	1	1	1	0	1	1	0	1	0	1
31	0	0	1	1	1	1	0	0	0	0	0	1
32	0	0	1	1	1	1	1	0	0	0	0	 ✓

Operation (01) :

								w	By aveForm		By experience	
	Operation1	Operation0	А	В	inv_A	inv_B	cin	cout	F	cout	F	
33	0	1	0	0	0	0	0	0	0	0	0	1
34	0	1	0	0	0	0	1	0	0	0	0	1
35	0	1	0	0	0	1	0	0	1	0	1	
36	0	1	0	0	0	1	1	1	1	1	1	
37	0	1	0	0	1	0	0	0	1	0	1	1
38	0	1	0	0	1	0	1	1	1	1	1	1
39	0	1	0	0	1	1	0	1	1	1	1	1
40	0	1	0	0	1	1	1	1	1	1	1	l ✓
41	0	1	0	1	0	0	0	0	1	0	1	 ✓
42	0	1	0	1	0	0	1	1	1	1	1	l ✓
43	0	1	0	1	0	1	0	0	0	0	0	I ✓
44	0	1	0	1	0	1	1	0	0	0	0	 ✓
45	0	1	0	1	1	0	0	1	1	1	1	1
46	0	1	0	1	1	0	1	1	1	1	1	1
47	0	1	0	1	1	1	0	0	1	0	1	1
48	0	1	0	1	1	1	1	1	1	1	1	1
49	0	1	1	0	0	0	0	0	1	0	1	1
50	0	1	1	0	0	0	1	1	1	1	1	1
51	0	1	1	0	0	1	0	1	1	1	1	1
52	0	1	1	0	0	1	1	1	1	1	1	 ✓
53	0	1	1	0	1	0	0	0	0	0	0	1
54	0	1	1	0	1	0	1	0	0	0	0	1
55	0	1	1	0	1	1	0	0	1	0	1	1
56	0	1	1	0	1	1	1	1	1	1	1	1
57	0	1	1	1	0	0	0	1	1	1	1	1
58	0	1	1	1	0	0	1	1	1	1	1	1
59	0	1	1	1	0	1	0	0	1	0	1	 .
60	0	1	1	1	0	1	1	1	1	1	1	1
61	0	1	1	1	1	0	0	0	1	0	1	
62	0	1	1	1	1	0	1	1	1	1	1	1
63	0	1	1	1	1	1	0	0	0	0	0	
64	0	1	1	1	1	1	1	0	0	0	0	·

Operation (10) :

								W	aveForm			experience	
							r					· · · · ·	٦
	Operation1	Operation 0	Α	В	inv_A	inv_B	cin	cout	F		out	F	
	1	0	0	0	0	0	0	0	0		0	0	1
	1	0	0	0	0	0	1	0	1		0	1	l ✓
	1	0	0	0	0	1	0	0	1		0	1	1
	1	0	0	0	0	1	1	1	0		1	0	1
	1	0	0	0	1	0	0	0	1		0	1	 ✓
	1	0	0	0	1	0	1	1	0		1	0	1
	1	0	0	0	1	1	0	1	0		1	0	1
	1	0	0	0	1	1	1	1	1		1	1	1
	1	0	0	1	0	0	0	0	1		0	1	1
	1	0	0	1	0	0	1	1	0		1	0	1
	1	0	0	1	0	1	0	0	0		0	0	1
	1	0	0	1	0	1	1	0	1		0	1	1
	1	0	0	1	1	0	0	1	0		1	0	1
	1	0	0	1	1	0	1	1	1		1	1	1
	1	0	0	1	1	1	0	0	1		0	1	1
	1	0	0	1	1	1	1	1	0		1	0	1
	1	0	1	0	0	0	0	0	1		0	1	1
	1	0	1	0	0	0	1	1	0		1	0	1
	1	0	1	0	0	1	0	1	0		1	0	1
ĺ	1	0	1	0	0	1	1	1	1		1	1	1
	1	0	1	0	1	0	0	0	0		0	0	1
	1	0	1	0	1	0	1	0	1	L	0	1	1
	1	0	1	0	1	1	0	0	1		0	1	1
	1	0	1	0	1	1	1	1	0		1	0	1
	1	0	1	1	0	0	0	1	0		1	0	1
	1	0	1	1	0	0	1	1	1		1	1	1

By

¥

¥

¥

Operation (11) invalid operation for F (Truth table for Cout) :

Ор

By WaveForm	

eration1	Operation0	Α	В	inv_A	inv_B	cin	cout	F	cout	F
1	1	0	0	0	0	0	0	x	0	x
1	1	0	0	0	0	1	0	x	0	x
1	1	0	0	0	1	0	0	x	0	x
1	1	0	0	0	1	1	1	x	1	x
1	1	0	0	1	0	0	0	x	0	x
1	1	0	0	1	0	1	1	x	1	x
1	1	0	0	1	1	0	1	x	1	x
1	1	0	0	1	1	1	1	x	1	x
1	1	0	1	0	0	0	0	x	0	x
1	1	0	1	0	0	1	1	x	1	x
1	1	0	1	0	1	0	0	x	0	x
1	1	0	1	0	1	1	0	x	0	x
1	1	0	1	1	0	0	1	x	1	x
1	1	0	1	1	0	1	1	x	1	x
1	1	0	1	1	1	0	0	x	0	x
1	1	0	1	1	1	1	1	x	1	x
1	1	1	0	0	0	0	0	x	0	x
1	1	1	0	0	0	1	1	x	1	x
1	1	1	0	0	1	0	1	x	1	x
1	1	1	0	0	1	1	1	x	1	x
1	1	1	0	1	0	0	0	x	0	x
1	1	1	0	1	0	1	0	x	0	x
1	1	1	0	1	1	0	0	x	0	x
1	1	1	0	1	1	1	1	x	1	x
1	1	1	1	0	0	0	1	x	1	x
1	1	1	1	0	0	1	1	x	1	x
1	1	1	1	0	1	0	0	x	0	x
1	1	1	1	0	1	1	1	x	1	x
1	1	1	1	1	0	0	0	x	0	x

х

х

х

\$ \$

х

х

х

¥

By experience