

BIRZEIT UNIVERSITY

First Semester 2022/2023 COMPUTER ORGANIZATION AND MICROPROCESSOR Simple computer project

Dr. Abualseoud Hanani

Section (2)

QOSSAY RIDA (1211553)

Contents:

>> Introduction about the project

>> Definition of the simple computer we want to build

>> Figure for simple computer we want to build

>> Instruction format for this computer

>> Instruction format

>> Sign-magnitude format

>> Operations that this computer can perform

>> Instruction Cycle State Diagram

>> The code in Verilog

>> Requirements solutions

>> Question 1

>> Question 2

>> Question 3

Introduction about the project:

In this project, we implement simple computer by using Verilog language, this computer has memory with size 128 cells as shown in the figure below and each cell has a length of 16 bits (2 byte), and has CPU contains program counter (PC), instruction register (IR), memory address register (MAR), memory buffer register (MBR) for can accessed to memory and set of registers R[0] to R[7] (general purpose registers), the memory is synchronous to the CPU, and the CPU can read/write one cell in a single clock cycle.



Instruction format for this computer:

1- Instruction format

15	13	12	10	9	8	7 0
Орсо	de #3bits	Dst. Register #3	3bits	Mode	#2bits	Constant, Src. Register / Memory Address #8bits

[15:13]: Using this code To specify the operation, all operations will be explained on the next page

[12:10]: Using this code To specify the destination register (1^{st}) operand, this computer has 8 register has code from 000 to 111

[9:8]: Using this code To specify the Addressing Mode for second operand as follow:

00 -> Direct memory address 01 -> Register 10 -> Register Indirect 11 -> Constant

[7:0] : Using this code To specify the (2^{nd}) operand after look at mode bit

2- Sign-magnitude format



This computer use sign-magnitude method to store a integer in 16bits as shown in the figure above

>> sign-bit=0 then negative integer
>> sign-bit=1 then positive integer

Range for integer:

 $-2^{15}+1$ to $2^{15}-1$

Operations that this computer can perform:

Load operation (000): this operation will load the value from (Memory cell , Register, Register Indirect, Constant) to Destination Register.

Store operation (001): this this operation will store the value of Register in the memory (just has mode equal to 00 because it just store to memory directly).

Add operation (010): Add the value of Register to the operand and store the result at Register.

Sub operation (011): Subtract the value of Register to the operand and store the result at Register.

Mul operation (100): Multiplies the value of Register to the operand and store the result at Register.

Div operation (101): Divides the value of Register to the operand and store the result at Register.

Instruction Cycle State Diagram:



The code in Verilog:

Instructions and Data for each program will be attached to the solutions

```
module SIMCOMP (clk, PC, IR, MBR ,MAR);
1
 2
      input clk ;
      output PC, IR, MBR, MAR;
 3
 4
      reg [15:0] IR, MBR;
 5
      reg [8:0] PC, MAR;
      reg signed [15:0] R [0:7] ;
 6
 7
      reg [15:0] Memory [0:127];
 8
      reg [2:0] state;
 9
       parameter LOAD=3'b000 , STORE=3'b001 , ADD=3'b010 , SUB=3'b011 , MUL=3'b100 , DIV=3'b101 ;
10
11
12
    initial begin
13
          //Program instructions
              //Instructions for each program will be attached to the solutions
14
15
          //Data
16
17
              //Data for each program will be attached to the solutions
18
19
          //Give a value to the program counter to know where to start the program
          PC<=10:
20
21
          state=0;
22
      end
23
24
    always @(posedge clk) begin
25
    case(state)
26
    0: begin
27
                      MAR <= PC ;
28
                       state=1;
29
                   end
30
    1: begin
                       IR <= Memory[MAR];</pre>
31
32
                       PC <= PC+1;
33
                      state = 2;
34
                   end
              2: begin // Instruction decode
35
    36
                      state =3;
                          if (IR[9:8] == 2'b00)
37
38
                              MAR <= IR[7:0];</pre>
39
                           else if (IR[9:8] == 2'b10)
40
                              MAR <= R[IR[7:0]];</pre>
41
                   end
              3: begin //operand fetch
42
    43
                      state =4;
44
    case (IR[15:13])
                           LOAD : begin
45
    46
                                       if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10)
47
                                           MBR <= Memory[MAR];</pre>
48
                                   end
49
50
                           STORE : MBR <= R[IR[12:10]];</pre>
51
    ADD :
                                  begin
52
                                       if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10)
53
                                           MBR <= Memory[MAR];</pre>
54
                                   end
55
    SUB :
                                   begin
                                       if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10)
56
57
                                           MBR <= Memory[MAR];</pre>
58
                                   end
59
    MUL :
                                   begin
                                       if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10)
60
61
                                           MBR <= Memory[MAR];</pre>
62
                                   end
```

63 DIV : begin 64 if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10) 65 MBR <= Memory[MAR]; 66 end 67 endcase 68 end 4: begin //execute 69 70 state =0 ; 71 case (IR[15:13]) 72 LOAD : begin 73 if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10) begin 74 R[IR[12:10]] <= MBR ; 75 end 76 else if (IR[9:8] == 2'b01) 77 R[IR[12:10]] <= R[IR[7:0]];</pre> 78 else if (IR[9:8] == 2'bl1) 79 R[IR[12:10]] <= IR[7:0]; 80 end 81 STORE : begin 82 Memory[MAR]<=MBR;</pre> 83 end 84 ADD : begin 85 if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10) begin 86 R[IR[12:10]] <= R[IR[12:10]]+MBR ;</pre> 87 end 88 else if (IR[9:8] == 2'b01) begin 89 R[IR[12:10]] <= R[IR[12:10]]+R[IR[7:0]];</pre> 90 end 91 else if (IR[9:8] == 2'bll) begin 92 R[IR[12:10]] <= R[IR[12:10]]+IR[7:0]; 93 end 94 end 95 SUB : begin 96 if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10) begin 97 R[IR[12:10]] <= R[IR[12:10]]-MBR ;</pre> 98 end 99 else if (IR[9:8] == 2'b01) begin 100 R[IR[12:10]] <= R[IR[12:10]]-R[IR[7:0]];</pre> 101 end else if (IR[9:8] == 2'bll) begin 102 103 R[IR[12:10]] <= R[IR[12:10]]-IR[7:0];</pre> 104 end 105 end 106 MUL : begin 107 if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10) begin R[IR[12:10]] <= R[IR[12:10]]*MBR ; 108 109 end 110 else if (IR[9:8] == 2'b01) begin R[IR[12:10]] <= R[IR[12:10]]*R[IR[7:0]];</pre> 111 112 end 113 else if (IR[9:8] == 2'bll) begin 114 R[IR[12:10]] <= R[IR[12:10]]*IR[7:0];</pre> 115 end 116 end DIV : 117 begin 118 if (IR[9:8] == 2'b00 | IR[9:8] == 2'b10) begin 119 R[IR[12:10]] <= MBR/R[IR[12:10]] ;</pre> 120 end 121 else if (IR[9:8] == 2'b01) begin 122 R[IR[12:10]] <= R[IR[7:0]]/R[IR[12:10]];</pre> 123 end 124 else if (IR[9:8] == 2'bll) 125 R[IR[12:10]] <= IR[7:0]/R[IR[12:10]];</pre> 126 end 127 endcase 128 end 129 endcase 130 end 131 endmodule

Requirements solutions:

>> Question 1

- A- How many instructions this machine can support? This machine has 8 kind of instruction because the opcode has 3 bit
- B- What is the range of unsigned and signed constant numbers this machine supports?

 $-2^{15}+1$ to $2^{15}-1$

Because it represent in sign-magnitude way

C- What is the length (in bits) of the following registers in this machine?

PC: 8 bits

IR: 16 bits

MAR: 8 bits

MBR: 16 bits

>> Question 2

Instructions and Data for this program:

```
∎initial begin
     //Program instructions
     Memory[10]=16'h0014;
     Memory[11]=16'h0715;
     Memory[12]=16'h4201;
     Memory[13]=16'h0416;
     Memory[14]=16'h6708;
     Memory[15]=16'h4101;
     Memory[16]=16'h2017;
     //Data
     Memory[20]=16'h0006;
     Memory[21]=16'h0004;
     Memory[22]=16'h000D;
     Memory[23]=16'h0000;
     Memory[24]=16'h0000;
     //Give a value to the program counter to know where to start the program
     PC<=10;
     state=0;
 end
```

Simulation waveform:



When this computer executes the instruction in Memory [16], will store Register[1] to Memory[23], by send the value of register to MBR then store

It to the memory, from simulation the value will store to Memory[23] will equal 15.

Memory Address	Contents	RO	R1
10	Load R0, [20] (instruction)	6	
11	Load R1,21 (instruction)	6	21
12	Add R0, [R1] (instruction)	10	21
13	load R1, [22] (instruction)	10	13
14	Sub R1, +8 (instruction)	10	5
15	Add R0,R1 (instruction)	15	5
16	Store R0, [23] (instruction)	(15)	5
		γ	
20	6 (Data)		
21	4 (Data)	/	
22	13 (Data)	/	
23	0 (Data)	Will be 15	

After executing the previous instructions theoretically, we find that the value in Memory[23] is equal to 15, and equal the value will be in Memory[23] experimentally

>> Question 3

Instructions and Data for this program:

Memory[30]=-16'd1; Memory[31]=16'd3;

```
Memory[32]=16'd5;
Memory[33]=16'd8;
Memory[34]=16'd4;
Memory[35]=16'd0;
//Give a value to the program counter to know where to start the program
PC<=10;
state=0;
end
```

Equation:

$$Y = \frac{A + B * C - 1}{D - E}$$

Solution:

>> Write assembly code for implementing the above arithmetic expression?

Memory Address	Contents	RO	R1
10	LODE R0 , [31] ;	3	
11	load R1 , [32]	3	5
12	MUL R0 , R1 ;	15	5
13	SUB R0 , 1 ;	14	5
14	ADD R0 , [30] ;	13	5
15	LODE R1 , [33] ;	13	8
16	SUB R1 , [34] ;	13	4
17	DIV R1 ,R0 ;	13	3
18	STORE R1,[35] ;	13	3
			\sum
30	-1		
31	3		
32	5		
33	8		
34	4		
35	0	Will be 3	
	k		

The assembly code 🔨

After executing the previous instructions theoretically, we find that the value in Memory[35] is equal to 3 .

>> Convert the above assembly instructions into machine code and store them in the memory starting at address 10.

Memory Address	Contents
10	0000 0000 0001 1111
11	0000 1000 0100 0000
12	1000 0001 0000 0001
13	0110 0011 0000 0001
14	0100 0000 0001 1110
15	0000 0100 0010 0001
16	0110 0100 0010 0010
17	1010 0101 0000 0000
18	0010 0100 0010 0011

Memory Address	Contents
30	1111 1111 1111 1111
31	0000 0000 0000 0011
32	0000 0000 0000 0101
33	0000 0000 0000 1000
34	0000 0000 0000 0100
35	0000 0000 0000 0000

>> Set PC=10 and simulate the above program. Verify that it works correctly and the result stored at memory variable Y is correct. Attach simulation waveform and the Verilog source file. Assume A, B, C, D and E have the values -1, 3, 5, 8, and 4, respectively.

Simulation waveform:

	Name	0 ps	s 10.0 ns		20.0) ns	30.	30.0 ns		40.0 ns	
0@	∎ IR		[0][31]	χ	[4][]	X	[129][1]	X	c[1]		
in 17 🐻	🗉 MAR	()][() [0][10] ()	[0][31] X	[0][11]	[0][]	χ	[0][12]	X	[0][13]		
a 27	■ MBR	[0][0]	X	[0][3]	χ			[0][5]			
₫044	. PC .		[0][11]	χ	[0][12]	X	[0][13]	X	[0][14]		
₫>54	clk										



When this computer executes the instruction in Memory [18], will store Register[1] to Memory[35], by send the value of register to MBR then store It to the memory, from simulation the value will store to Memory[35] will equal 3.

